Alternatives and similar repositories for fpga-network-stack

Users that are interested in fpga-network-stack are comparing it to the libraries listed below

• ucsdsysnet / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆197Updated last year
• KastnerRG / riffa
  The RIFFA development repository
  ☆839Updated last year
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆213Updated last year
• Xilinx / open-nic
  AMD OpenNIC Project Overview
  ☆273Updated 2 years ago
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,980Updated last year
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆698Updated 5 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,396Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆817Updated 5 months ago
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…
  ☆277Updated last week
• hpcn-uam / Limago
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆127Updated 3 years ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆554Updated last month
• NetFPGA / netfpga
  NetFPGA 1G infrastructure and gateware
  ☆378Updated 6 years ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆258Updated 6 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆703Updated last month
• lastweek / fpga_readings
  Recipe for FPGA cooking
  ☆301Updated 10 months ago
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆151Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,783Updated 5 months ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆507Updated 2 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,339Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆576Updated 3 months ago
• Xilinx / XilinxBoardStore
  ☆291Updated 2 weeks ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆611Updated this week
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆846Updated 6 months ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆996Updated 2 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆642Updated last week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆328Updated last month
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆393Updated 9 months ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,648Updated 5 months ago
• accellera-official / systemc
  SystemC Reference Implementation
  ☆585Updated 2 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆593Updated last week