fpgasystems / fpga-network-stack
Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
☆787Updated 3 months ago
Alternatives and similar repositories for fpga-network-stack:
Users that are interested in fpga-network-stack are comparing it to the libraries listed below
- The RIFFA development repository☆800Updated 8 months ago
- Verilog PCI express components☆1,211Updated 9 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆194Updated 9 months ago
- Open source FPGA-based NIC and platform for in-network compute☆1,805Updated 7 months ago
- AMD OpenNIC Project Overview☆241Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆777Updated 6 months ago
- Open source FPGA-based NIC and platform for in-network compute☆190Updated 9 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆124Updated 3 years ago
- ☆642Updated 3 months ago
- Vitis_Accel_Examples☆524Updated this week
- Example designs for FPGA Drive FMC☆232Updated last month
- Verilog AXI components for FPGA implementation☆1,609Updated last year
- Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…☆236Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,204Updated 3 weeks ago
- Xilinx QDMA IP Drivers☆607Updated this week
- Recipe for FPGA cooking☆292Updated 4 months ago
- Bus bridges and other odds and ends☆521Updated 2 weeks ago
- Various HDL (Verilog) IP Cores☆743Updated 3 years ago
- Xilinx Tcl Store☆352Updated this week
- Verilog I2C interface for FPGA implementation☆576Updated 7 months ago
- NetFPGA 1G infrastructure and gateware☆371Updated 5 years ago
- VNx: Vitis Network Examples☆141Updated 6 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆812Updated last month
- Common SystemVerilog components☆572Updated 2 weeks ago
- Run Time for AIE and FPGA based platforms☆576Updated this week
- AXI interface modules for Cocotb☆233Updated last year
- Verilog UART☆446Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆408Updated 3 years ago
- ☆601Updated 7 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆314Updated last month