fpgasystems / fpga-network-stack

Related projects ⓘ

Alternatives and complementary repositories for fpga-network-stack

• KastnerRG / riffa
  The RIFFA development repository
  ☆774Updated 4 months ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆184Updated 6 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,132Updated 6 months ago
• ucsdsysnet / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆178Updated 6 months ago
• Xilinx / open-nic
  AMD OpenNIC Project Overview
  ☆226Updated last year
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,703Updated 4 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆738Updated 3 months ago
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆573Updated 3 months ago
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…
  ☆218Updated last week
• hpcn-uam / Limago
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆122Updated 3 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,499Updated 11 months ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆218Updated this week
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆505Updated 2 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,095Updated this week
• NetFPGA / netfpga
  NetFPGA 1G infrastructure and gateware
  ☆365Updated 5 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆595Updated 2 weeks ago
• lastweek / fpga_readings
  Recipe for FPGA cooking
  ☆289Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆485Updated 9 months ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆558Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆520Updated this week
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆470Updated last year
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆543Updated 3 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆212Updated 11 months ago
• Xilinx / XilinxBoardStore
  ☆255Updated 2 weeks ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆793Updated 5 months ago
• OFS / opae-sdk
  Open Programmable Acceleration Engine
  ☆259Updated this week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆379Updated 3 weeks ago
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆137Updated 3 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆513Updated this week