Alternatives and similar repositories for fpga-network-stack:

Users that are interested in fpga-network-stack are comparing it to the libraries listed below

• ucsdsysnet / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆193Updated 11 months ago
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,858Updated 9 months ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆204Updated 11 months ago
• Xilinx / open-nic
  AMD OpenNIC Project Overview
  ☆251Updated 2 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆815Updated 10 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,263Updated 11 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆795Updated last month
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆652Updated last month
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆244Updated 3 months ago
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…
  ☆249Updated last week
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆535Updated last month
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆588Updated this week
• hpcn-uam / Limago
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆124Updated 3 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,680Updated last month
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆668Updated 5 months ago
• lastweek / fpga_readings
  Recipe for FPGA cooking
  ☆295Updated 6 months ago
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆146Updated 8 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,252Updated last week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆600Updated last month
• NetFPGA / netfpga
  NetFPGA 1G infrastructure and gateware
  ☆374Updated 6 years ago
• Xilinx / XilinxBoardStore
  ☆285Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆542Updated this week
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆318Updated 2 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆335Updated 2 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆474Updated last month
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆490Updated 2 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆252Updated last year
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,507Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆599Updated last month
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆322Updated 11 months ago