Xilinx / llvm-aieLinks
Fork of LLVM to support AMD AIEngine processors
☆167Updated this week
Alternatives and similar repositories for llvm-aie
Users that are interested in llvm-aie are comparing it to the libraries listed below
Sorting:
- IREE plugin repository for the AMD AIE accelerator☆107Updated this week
- The Riallto Open Source Project from AMD☆84Updated 5 months ago
- ☆107Updated last week
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆491Updated this week
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆136Updated 9 months ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆48Updated last week
- Example for running IREE in a bare-metal Arm environment.☆40Updated 2 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆130Updated last week
- Tenstorrent MLIR compiler☆187Updated last week
- ☆150Updated this week
- LLVM OpenCL C compiler suite for ventus GPGPU☆56Updated last week
- Bridging polyhedral analysis tools to the MLIR framework☆116Updated 2 years ago
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆67Updated last year
- ☆32Updated last week
- ☆21Updated last month
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆145Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆180Updated last week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 3 months ago
- A scalable High-Level Synthesis framework on MLIR☆278Updated last year
- A high-efficiency system-on-chip for floating-point compute workloads.☆43Updated 8 months ago
- Chisel RISC-V Vector 1.0 Implementation☆112Updated last month
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Updated 9 months ago
- Tenstorrent Kernel Module☆54Updated last week
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆43Updated 3 years ago
- Conversions to MLIR EmitC☆133Updated 9 months ago
- Machine-Learning Accelerator System Exploration Tools☆178Updated this week
- Unofficial description of the CUDA assembly (SASS) instruction sets.☆144Updated 2 months ago
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year