Alternatives and similar repositories for llvm-aie

Users that are interested in llvm-aie are comparing it to the libraries listed below

• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆113Updated last week
• Xilinx / mlir-air
  ☆119Updated last week
• AMDResearch / Riallto
  The Riallto Open Source Project from AMD
  ☆82Updated 7 months ago
• cupbop / CuPBoP
  A framework that support executing unmodified CUDA source code on non-NVIDIA devices.
  ☆137Updated 11 months ago
• Xilinx / mlir-aie
  An MLIR-based toolchain for AMD AI Engine-enabled devices.
  ☆530Updated last week
• ROCm / rocMLIR
  ☆159Updated this week
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆40Updated 4 months ago
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆97Updated 5 months ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆42Updated last year
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆51Updated this week
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆57Updated last month
• ROCm / rocWMMA
  [DEPRECATED] Moved to ROCm/rocm-libraries repo
  ☆137Updated last week
• intel / mlir-extensions
  Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.
  ☆145Updated last week
• tenstorrent / tt-kmd
  Tenstorrent Kernel Module
  ☆56Updated this week
• triSYCL / sycl
  SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
  ☆122Updated last year
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆136Updated last week
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆44Updated 4 years ago
• amd / UIF
  ☆60Updated 2 years ago
• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆90Updated last year
• cornell-zhang / heterocl
  HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)
  ☆341Updated last year
• tenstorrent / tt-mlir
  Tenstorrent MLIR compiler
  ☆215Updated this week
• 0xD0GF00D / DocumentSASS
  Unofficial description of the CUDA assembly (SASS) instruction sets.
  ☆161Updated 4 months ago
• UoB-HPC / SimEng
  The University of Bristol HPC Simulation Engine
  ☆101Updated 3 months ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆117Updated 2 years ago
• escalab / GPTPU
  GPTPU for SC 2021
  ☆52Updated 2 years ago
• iml130 / mlir-emitc
  Conversions to MLIR EmitC
  ☆134Updated 11 months ago
• Xilinx / aie-rt
  ☆22Updated 2 weeks ago
• tenstorrent / tt-forge-fe
  The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…
  ☆52Updated this week
• uxlfoundation / oneapi-construction-kit
  ☆94Updated 3 weeks ago
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆284Updated last year