Xilinx / llvm-aieLinks
Fork of LLVM to support AMD AIEngine processors
☆171Updated this week
Alternatives and similar repositories for llvm-aie
Users that are interested in llvm-aie are comparing it to the libraries listed below
Sorting:
- The Riallto Open Source Project from AMD☆84Updated 6 months ago
- IREE plugin repository for the AMD AIE accelerator☆109Updated last week
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆500Updated last week
- ☆108Updated last week
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆136Updated 9 months ago
- ☆156Updated this week
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆50Updated last week
- Tenstorrent MLIR compiler☆190Updated last week
- Example for running IREE in a bare-metal Arm environment.☆39Updated 2 months ago
- Tenstorrent Kernel Module☆54Updated last week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆133Updated 3 weeks ago
- ☆93Updated this week
- rocWMMA☆135Updated last week
- The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…☆50Updated this week
- LLVM OpenCL C compiler suite for ventus GPGPU☆57Updated 2 weeks ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆145Updated last week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 3 months ago
- ☆60Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- Unofficial description of the CUDA assembly (SASS) instruction sets.☆149Updated 3 months ago
- Vortex Graphics☆84Updated last year
- A high-efficiency system-on-chip for floating-point compute workloads.☆43Updated 9 months ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆121Updated 11 months ago
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆68Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆180Updated last week
- Bridging polyhedral analysis tools to the MLIR framework☆117Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 2 weeks ago
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- Conversions to MLIR EmitC☆132Updated 10 months ago
- Trying to figure various CPU things out☆87Updated last year