Fork of LLVM to support AMD AIEngine processors
☆190Mar 23, 2026Updated this week
Alternatives and similar repositories for llvm-aie
Users that are interested in llvm-aie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆605Updated this week
- An open source branch of AIE API☆14Apr 30, 2025Updated 10 months ago
- IREE plugin repository for the AMD AIE accelerator☆123Updated this week
- The Riallto Open Source Project from AMD☆85Apr 10, 2025Updated 11 months ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆60Mar 8, 2026Updated 2 weeks ago
- ☆128Updated this week
- Xilinx Modifications to Halide☆13May 3, 2021Updated 4 years ago
- ☆555Updated this week
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- AMD Ryzen™ AI Software includes the tools and runtime libraries for optimizing and deploying AI inference on AMD Ryzen™ AI powered PCs.☆793Feb 9, 2026Updated last month
- ☆25Jan 7, 2026Updated 2 months ago
- Tensor library for machine learning☆26Updated this week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- ☆17Updated this week
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated last year
- ☆16Nov 10, 2025Updated 4 months ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Jul 24, 2024Updated last year
- Ryzen AI Dockerfiles for ML, Robotics and Development Environments☆70Updated this week
- Onboarding documentation source for the AMD Ryzen™ AI Software Platform. The AMD Ryzen™ AI Software Platform enables developers to take…☆95Feb 20, 2026Updated last month
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆61Aug 1, 2025Updated 7 months ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆17Dec 29, 2024Updated last year
- Run Time for AIE and FPGA based platforms☆653Updated this week
- LLVM/MLIR based compiler instrumentation of AMD GPU kernels☆20Jul 13, 2025Updated 8 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆168Mar 12, 2026Updated last week
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Mar 11, 2026Updated 2 weeks ago
- Vitis Libraries☆1,079Feb 10, 2026Updated last month
- ☆172Updated this week
- Compass Apache TVM is enhanced based on the Apache TVM for wide range of Neural Network (NN) models quick support, optimization and heter…☆20Jan 22, 2026Updated 2 months ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆361Mar 13, 2026Updated last week
- Tenstorrent MLIR compiler☆250Mar 18, 2026Updated last week
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆606Jun 19, 2025Updated 9 months ago
- ☆25Dec 4, 2025Updated 3 months ago
- Simple experiments on Tenstorrent GraySkull e75 chip☆13Aug 28, 2024Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆36Mar 12, 2026Updated last week
- A repository to test dialects defined dynamically.☆12Jun 20, 2023Updated 2 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year