Fork of LLVM to support AMD AIEngine processors
☆196May 1, 2026Updated this week
Alternatives and similar repositories for llvm-aie
Users that are interested in llvm-aie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆630Updated this week
- An open source branch of AIE API☆14Apr 30, 2025Updated last year
- IREE plugin repository for the AMD AIE accelerator☆128Apr 27, 2026Updated last week
- The Riallto Open Source Project from AMD☆86Apr 10, 2025Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆62Mar 8, 2026Updated last month
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Xilinx Modifications to Halide☆13May 3, 2021Updated 5 years ago
- ☆136Apr 28, 2026Updated last week
- Tensor library for machine learning☆28Apr 22, 2026Updated last week
- ☆579Updated this week
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- AMD Ryzen™ AI Software includes the tools and runtime libraries for optimizing and deploying AI inference on AMD Ryzen™ AI powered PCs.☆809Apr 17, 2026Updated 2 weeks ago
- ☆25Jan 7, 2026Updated 3 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- ☆17Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- ☆17Nov 10, 2025Updated 5 months ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Jul 24, 2024Updated last year
- Ryzen AI Dockerfiles for ML, Robotics and Development Environments☆74Apr 23, 2026Updated last week
- Run Time for AIE and FPGA based platforms☆661Updated this week
- Onboarding documentation source for the AMD Ryzen™ AI Software Platform. The AMD Ryzen™ AI Software Platform enables developers to take…☆95Apr 19, 2026Updated 2 weeks ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆17Dec 29, 2024Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆66Aug 1, 2025Updated 9 months ago
- LLVM/MLIR based compiler instrumentation of AMD GPU kernels☆20Jul 13, 2025Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆169Mar 12, 2026Updated last month
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Apr 27, 2026Updated last week
- Vitis Libraries☆1,095Feb 10, 2026Updated 2 months ago
- ☆177Updated this week
- Compass Apache TVM is enhanced based on the Apache TVM for wide range of Neural Network (NN) models quick support, optimization and heter…☆20Jan 22, 2026Updated 3 months ago
- Tenstorrent MLIR compiler☆265Apr 28, 2026Updated last week
- Allo Accelerator Design and Programming Framework (PLDI'24)☆373Mar 13, 2026Updated last month
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆612Jun 19, 2025Updated 10 months ago
- ☆25Dec 4, 2025Updated 5 months ago
- Simple experiments on Tenstorrent GraySkull e75 chip☆14Aug 28, 2024Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Mar 12, 2026Updated last month
- A repository to test dialects defined dynamically.☆12Jun 20, 2023Updated 2 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆37Jan 16, 2025Updated last year