Xilinx / llvm-aieLinks
Fork of LLVM to support AMD AIEngine processors
☆182Updated this week
Alternatives and similar repositories for llvm-aie
Users that are interested in llvm-aie are comparing it to the libraries listed below
Sorting:
- IREE plugin repository for the AMD AIE accelerator☆117Updated this week
- The Riallto Open Source Project from AMD☆83Updated 8 months ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆556Updated this week
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆138Updated last year
- ☆121Updated 2 weeks ago
- Example for running IREE in a bare-metal Arm environment.☆40Updated 5 months ago
- [DEPRECATED] Moved to ROCm/rocm-libraries repo☆138Updated 3 weeks ago
- ☆161Updated this week
- LLVM OpenCL C compiler suite for ventus GPGPU☆58Updated 2 weeks ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆98Updated 6 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆138Updated last month
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆53Updated last week
- ☆60Updated 2 years ago
- Tenstorrent Kernel Module☆57Updated last week
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Updated 4 years ago
- ☆24Updated 3 weeks ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆147Updated 3 weeks ago
- The University of Bristol HPC Simulation Engine☆104Updated 4 months ago
- Tenstorrent MLIR compiler☆228Updated last week
- The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…☆53Updated this week
- Vortex Graphics☆90Updated last year
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Updated last year
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆124Updated last year
- GPTPU for SC 2021☆52Updated 2 years ago
- ☆36Updated 2 weeks ago
- A tool for generating information about the matrix multiplication instructions in AMD Radeon™ and AMD Instinct™ accelerators☆124Updated last month
- ☆71Updated 3 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆208Updated 3 weeks ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆44Updated 11 months ago