Xilinx / llvm-aieLinks
Fork of LLVM to support AMD AIEngine processors
☆160Updated this week
Alternatives and similar repositories for llvm-aie
Users that are interested in llvm-aie are comparing it to the libraries listed below
Sorting:
- IREE plugin repository for the AMD AIE accelerator☆102Updated this week
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆480Updated this week
- The Riallto Open Source Project from AMD☆82Updated 5 months ago
- ☆105Updated this week
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆132Updated 8 months ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆41Updated last week
- Example for running IREE in a bare-metal Arm environment.☆40Updated last month
- HeteroCL-MLIR dialect for accelerator design☆41Updated 11 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆127Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 2 months ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆120Updated 10 months ago
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆66Updated last year
- ☆149Updated this week
- LLVM OpenCL C compiler suite for ventus GPGPU☆53Updated this week
- Bridging polyhedral analysis tools to the MLIR framework☆116Updated 2 years ago
- The University of Bristol HPC Simulation Engine☆99Updated 2 weeks ago
- Tenstorrent Kernel Module☆52Updated this week
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆43Updated 3 years ago
- GPTPU for SC 2021☆52Updated 2 years ago
- Conversions to MLIR EmitC☆133Updated 9 months ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆142Updated last week
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆23Updated 9 months ago
- Trying to figure various CPU things out☆86Updated last year
- The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…☆51Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆340Updated last year
- Tenstorrent MLIR compiler☆176Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆176Updated 3 weeks ago
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- A scalable High-Level Synthesis framework on MLIR☆274Updated last year
- ☆31Updated last week