Alternatives and similar repositories for llvm-aie

Users that are interested in llvm-aie are comparing it to the libraries listed below

• Xilinx / mlir-air
  ☆100Updated this week
• AMDResearch / Riallto
  The Riallto Open Source Project from AMD
  ☆80Updated 2 months ago
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆97Updated this week
• Xilinx / mlir-aie
  An MLIR-based toolchain for AMD AI Engine-enabled devices.
  ☆426Updated this week
• intel / mlir-extensions
  Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.
  ☆134Updated this week
• ROCm / rocMLIR
  ☆148Updated this week
• cupbop / CuPBoP
  A framework that support executing unmodified CUDA source code on non-NVIDIA devices.
  ☆130Updated 5 months ago
• amd / UIF
  ☆60Updated last year
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆33Updated last week
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆261Updated last year
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆48Updated this week
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆95Updated last week
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆113Updated last year
• tenstorrent / tt-mlir
  Tenstorrent MLIR compiler
  ☆140Updated this week
• UCLA-VAST / AutoSA
  AutoSA: Polyhedral-Based Systolic Array Compiler
  ☆221Updated 2 years ago
• CHIP-SPV / chipStar
  chipStar is a tool for compiling and running HIP/CUDA on SPIR-V via OpenCL or Level Zero APIs.
  ☆284Updated this week
• ROCm / rocWMMA
  rocWMMA
  ☆115Updated this week
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 9 months ago
• ROCm / amd_matrix_instruction_calculator
  A tool for generating information about the matrix multiplication instructions in AMD Radeon™ and AMD Instinct™ accelerators
  ☆98Updated last month
• uxlfoundation / oneapi-construction-kit
  ☆84Updated this week
• triSYCL / sycl
  SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
  ☆119Updated 7 months ago
• 0xD0GF00D / DocumentSASS
  Unofficial description of the CUDA assembly (SASS) instruction sets.
  ☆103Updated 3 months ago
• cornell-zhang / heterocl
  HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing
  ☆338Updated last year
• cornell-zhang / allo
  Allo: A Programming Model for Composable Accelerator Design
  ☆239Updated last week
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆117Updated 2 weeks ago
• iree-org / iree-turbine
  IREE's PyTorch Frontend, based on Torch Dynamo.
  ☆87Updated this week
• Xilinx / aie-rt
  ☆19Updated 3 weeks ago
• iml130 / mlir-emitc
  Conversions to MLIR EmitC
  ☆128Updated 6 months ago
• Zhao-Dongyu / sgemm_riscv
  This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…
  ☆20Updated 6 months ago
• accel-sim / gpu-app-collection
  A repository where GPU applications are aggregated using a common build flow that supports multiple CUDA versions.
  ☆66Updated 3 weeks ago