Xilinx / llvm-aie
Fork of LLVM to support AMD AIEngine processors
☆123Updated this week
Alternatives and similar repositories for llvm-aie:
Users that are interested in llvm-aie are comparing it to the libraries listed below
- The Riallto Open Source Project from AMD☆71Updated 3 months ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆335Updated this week
- IREE plugin repository for the AMD AIE accelerator☆79Updated this week
- ☆89Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆86Updated 4 months ago
- rocWMMA☆100Updated this week
- LLVM OpenCL C compiler suite for ventus GPGPU☆41Updated last week
- ☆137Updated this week
- HeteroCL-MLIR dialect for accelerator design☆41Updated 5 months ago
- Vortex Graphics☆71Updated 4 months ago
- Vector Acceleration IP core for RISC-V*☆166Updated this week
- ☆15Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆156Updated last month
- Trying to figure various CPU things out☆74Updated last year
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆130Updated this week
- A scalable High-Level Synthesis framework on MLIR☆245Updated 9 months ago
- ☆58Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆103Updated 2 weeks ago
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆114Updated last month
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆115Updated 3 months ago
- chipStar is a tool for compiling and running HIP/CUDA on SPIR-V via OpenCL or Level Zero APIs.☆251Updated this week
- Bridging polyhedral analysis tools to the MLIR framework☆107Updated last year
- Example for running IREE in a bare-metal Arm environment.☆29Updated last month
- Unofficial description of the CUDA assembly (SASS) instruction sets.☆59Updated 3 months ago
- GPTPU for SC 2021☆51Updated last year
- Xilinx Modifications to Halide☆12Updated 3 years ago
- ☆81Updated this week
- The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…☆28Updated this week
- A high-efficiency system-on-chip for floating-point compute workloads.☆27Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆78Updated last week