Xilinx / llvm-aieLinks
Fork of LLVM to support AMD AIEngine processors
☆188Updated this week
Alternatives and similar repositories for llvm-aie
Users that are interested in llvm-aie are comparing it to the libraries listed below
Sorting:
- IREE plugin repository for the AMD AIE accelerator☆119Updated last week
- The Riallto Open Source Project from AMD☆84Updated 10 months ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆580Updated this week
- ☆123Updated this week
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆141Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆57Updated this week
- LLVM OpenCL C compiler suite for ventus GPGPU☆58Updated last month
- [DEPRECATED] Moved to ROCm/rocm-libraries repo☆138Updated 2 weeks ago
- Example for running IREE in a bare-metal Arm environment.☆40Updated 6 months ago
- ☆167Updated this week
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆125Updated last year
- Tenstorrent Kernel Module☆59Updated this week
- ☆25Updated last month
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Updated 7 months ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆147Updated last week
- ☆60Updated 2 years ago
- Tenstorrent MLIR compiler☆248Updated this week
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- chipStar is a tool for compiling and running HIP/CUDA on SPIR-V via OpenCL or Level Zero APIs.☆314Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆143Updated 2 weeks ago
- ☆95Updated last week
- Trying to figure various CPU things out☆94Updated 2 weeks ago
- Vortex Graphics☆92Updated last year
- The TT-Forge ONNX is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their p…☆54Updated this week
- Bridging polyhedral analysis tools to the MLIR framework☆119Updated 2 years ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Updated last year
- IREE's PyTorch Frontend, based on Torch Dynamo.☆105Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Updated last year
- Conversions to MLIR EmitC☆134Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Updated 4 years ago