Xilinx / ml-suite
Getting Started with Xilinx ML Suite
☆337Updated 4 years ago
Alternatives and similar repositories for ml-suite:
Users that are interested in ml-suite are comparing it to the libraries listed below
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- Documentation for NVDLA.☆243Updated 6 months ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆138Updated 7 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- SDAccel Examples☆356Updated 2 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆208Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆263Updated 5 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆678Updated 3 years ago
- ☆244Updated 4 years ago
- ☆330Updated 4 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆748Updated 7 years ago
- NVDLA SW☆489Updated 4 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆177Updated 8 years ago
- ☆119Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆244Updated last year
- Computer Vision Overlays on Pynq☆176Updated 5 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- ☆83Updated 4 years ago
- FPGA Accelerator for CNN using Vivado HLS☆310Updated 3 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆180Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆132Updated 5 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆296Updated 2 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆408Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆322Updated 3 weeks ago
- PYNQ, Neural network Language model, Overlay☆105Updated 5 years ago