Alternatives and similar repositories for aws-fpga

Users that are interested in aws-fpga are comparing it to the libraries listed below

• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆847Updated 6 months ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆953Updated last month
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,323Updated last year
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,579Updated this week
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,101Updated 9 months ago
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,916Updated 3 years ago
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆358Updated 3 years ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆999Updated 2 months ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆614Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,444Updated this week
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆970Updated last year
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,842Updated last month
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,509Updated 2 months ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,060Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,384Updated 3 weeks ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,954Updated 3 months ago
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,984Updated last year
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,129Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,056Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,605Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆889Updated 2 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,105Updated 2 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,927Updated last week
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆843Updated last month
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated 3 weeks ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,429Updated last week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆977Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆748Updated 11 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆724Updated 3 weeks ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆411Updated 6 years ago