aws / aws-fpgaLinks
Official repository of the AWS EC2 FPGA Hardware and Software Development Kit
☆1,611Updated 3 weeks ago
Alternatives and similar repositories for aws-fpga
Users that are interested in aws-fpga are comparing it to the libraries listed below
Sorting:
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆863Updated 3 weeks ago
- Vitis Libraries☆1,038Updated last month
- SDAccel Examples☆357Updated 3 years ago
- Run Time for AIE and FPGA based platforms☆631Updated this week
- Verilog library for ASIC and FPGA designers☆1,347Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆967Updated 4 months ago
- RTL, Cmodel, and testbench for NVDLA☆1,959Updated 3 years ago
- GPGPU microprocessor architecture☆2,134Updated 11 months ago
- The MyHDL development repository☆1,100Updated 6 months ago
- Vitis In-Depth Tutorials☆1,471Updated last week
- Vitis_Accel_Examples☆564Updated 2 months ago
- nextpnr portable FPGA place and route tool☆1,536Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,353Updated this week
- cocotb: Python-based chip (RTL) verification☆2,125Updated last week
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆867Updated 4 months ago
- Modular hardware build system☆1,099Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,158Updated this week
- A small, light weight, RISC CPU soft core☆1,468Updated 2 months ago
- The RIFFA development repository☆850Updated last year
- ☆732Updated 4 months ago
- An open-source microcontroller system based on RISC-V☆983Updated last year
- A Python toolbox for building complex digital hardware☆1,310Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆2,050Updated last year
- Support for Rocket Chip on Zynq FPGAs☆412Updated 6 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,901Updated 2 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆793Updated 2 months ago
- VeeR EH1 core☆902Updated 2 years ago
- Documenting the Xilinx 7-series bit-stream format.☆830Updated 4 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,133Updated 5 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,423Updated 3 months ago