Alternatives and similar repositories for aws-fpga

Users that are interested in aws-fpga are comparing it to the libraries listed below

• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,313Updated last year
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆845Updated 6 months ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆945Updated last month
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,428Updated 5 months ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆986Updated last month
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,096Updated 8 months ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆606Updated last week
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆966Updated last year
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,543Updated last week
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆357Updated 3 years ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,934Updated 2 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,025Updated last week
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,910Updated 3 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆884Updated 2 years ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,496Updated last month
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆835Updated 2 weeks ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,416Updated this week
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆409Updated 6 years ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆747Updated 10 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,822Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆669Updated 3 weeks ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,117Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆893Updated 4 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆838Updated last year
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,817Updated 2 weeks ago
• myhdl / myhdl
  The MyHDL development repository
  ☆1,086Updated 3 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,367Updated 2 weeks ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆736Updated 3 years ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,049Updated this week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,170Updated 2 years ago