Alternatives and similar repositories for aws-fpga

Users that are interested in aws-fpga are comparing it to the libraries listed below

• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆829Updated 4 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,398Updated 3 months ago
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆357Updated 2 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,282Updated last year
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,074Updated 6 months ago
• myhdl / myhdl
  The MyHDL development repository
  ☆1,076Updated last month
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆533Updated last month
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,024Updated 3 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,309Updated last week
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,271Updated last week
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆954Updated last year
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆926Updated this week
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆724Updated 3 years ago
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,871Updated 3 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆713Updated 2 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,459Updated this week
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆815Updated 2 months ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,035Updated 8 months ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,473Updated 10 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,756Updated 3 weeks ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,886Updated last week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆832Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆875Updated last year
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆407Updated 6 years ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆865Updated 5 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆652Updated 6 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,535Updated last week
• VerticalResearchGroup / miaow
  An open source GPU based off of the AMD Southern Islands ISA.
  ☆1,161Updated 7 years ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,281Updated 3 weeks ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,440Updated 3 weeks ago