aws / aws-fpga

Related projects ⓘ

Alternatives and complementary repositories for aws-fpga

• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,305Updated last month
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,749Updated last month
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆889Updated this week
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆795Updated last week
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆894Updated this week
• myhdl / myhdl
  The MyHDL development repository
  ☆1,048Updated last month
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆731Updated 3 months ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,266Updated last week
• sifive / freedom
  Source files for SiFive's Freedom platforms
  ☆1,113Updated 3 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,195Updated 6 months ago
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆356Updated 2 years ago
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,007Updated this week
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,009Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆822Updated last year
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,673Updated this week
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆559Updated this week
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,748Updated 2 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆599Updated last week
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆506Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,658Updated this week
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆696Updated 2 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆771Updated 2 weeks ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,144Updated last year
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆899Updated 9 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,027Updated 2 months ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆397Updated 5 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆498Updated last month
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆841Updated 3 years ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,252Updated last week
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,817Updated this week