Alternatives and similar repositories for aws-fpga:

Users that are interested in aws-fpga are comparing it to the libraries listed below

• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,363Updated 3 weeks ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆813Updated last month
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆911Updated last month
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆577Updated this week
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆356Updated 2 years ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,679Updated 2 weeks ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,253Updated 9 months ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆936Updated 3 months ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,324Updated this week
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆790Updated 3 months ago
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,819Updated 7 months ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆529Updated last week
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,051Updated 3 months ago
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,820Updated 3 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆516Updated 4 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆852Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,216Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,826Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆780Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,231Updated 10 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,624Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,901Updated this week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆648Updated 3 months ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆712Updated 3 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,019Updated 2 weeks ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,311Updated 8 months ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆405Updated 6 years ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆899Updated 3 months ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,013Updated 5 months ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,002Updated 3 weeks ago