Official repository of the AWS EC2 FPGA Hardware and Software Development Kit
☆1,640Feb 9, 2026Updated 3 weeks ago
Alternatives and similar repositories for aws-fpga
Users that are interested in aws-fpga are comparing it to the libraries listed below
Sorting:
- SDAccel Examples☆361May 20, 2022Updated 3 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆899Updated this week
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Feb 25, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆2,214Jul 5, 2024Updated last year
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆879Jan 16, 2026Updated last month
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,025Mar 2, 2022Updated 4 years ago
- Vitis_Accel_Examples☆584Dec 17, 2025Updated 2 months ago
- Rocket Chip Generator☆3,696Updated this week
- Application notes for the F1 EC2 Instance☆90Jan 14, 2026Updated last month
- Build Customized FPGA Implementations for Vivado☆355Feb 19, 2026Updated last week
- Vitis Libraries☆1,076Feb 10, 2026Updated 3 weeks ago
- ☆48Sep 4, 2020Updated 5 years ago
- Run Time for AIE and FPGA based platforms☆651Feb 24, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- XLS: Accelerated HW Synthesis☆1,428Updated this week
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 2 weeks ago
- Getting Started with Xilinx ML Suite☆336Jan 6, 2021Updated 5 years ago
- An Open-source FPGA IP Generator☆1,056Updated this week
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Python Productivity for ZYNQ☆2,275Jan 20, 2026Updated last month
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 5 months ago
- Scala based HDL☆1,928Feb 18, 2026Updated last week
- The USRP™ Hardware Driver FPGA Repository☆295Dec 13, 2021Updated 4 years ago
- VHDL 2008/93/87 simulator☆2,765Feb 22, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Updated this week
- Vitis In-Depth Tutorials☆1,531Jan 29, 2026Updated last month
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆210Feb 24, 2026Updated last week
- Support for Rocket Chip on Zynq FPGAs☆416Jan 29, 2019Updated 7 years ago
- HDL libraries and projects☆1,861Updated this week
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week