Alternatives and similar repositories for aws-fpga:

Users that are interested in aws-fpga are comparing it to the libraries listed below

• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆356Updated 2 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,253Updated 9 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,363Updated 3 weeks ago
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,051Updated 3 months ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆405Updated 6 years ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆577Updated this week
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆813Updated last month
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,821Updated 3 years ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆529Updated last week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆911Updated last month
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆790Updated 3 months ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆382Updated 4 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆669Updated 4 months ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆937Updated 3 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,056Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,679Updated 2 weeks ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆875Updated 2 weeks ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,732Updated last week
• Xilinx / ml-suite
  Getting Started with Xilinx ML Suite
  ☆337Updated 4 years ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆712Updated 3 years ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆738Updated 6 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆852Updated last year
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆862Updated 3 years ago
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,822Updated 8 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,392Updated this week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,013Updated 5 months ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆934Updated last year
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆876Updated 3 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆780Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,231Updated 10 months ago