Alternatives and similar repositories for aws-fpga

Users that are interested in aws-fpga are comparing it to the libraries listed below

• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆867Updated last month
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆984Updated 6 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,382Updated last year
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆359Updated 3 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,496Updated last month
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,057Updated 3 weeks ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆639Updated 2 weeks ago
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,167Updated last year
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆2,108Updated last year
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,210Updated this week
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆1,000Updated last year
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,510Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,380Updated 3 weeks ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,589Updated last week
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆577Updated 3 weeks ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆885Updated 6 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,748Updated last week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,158Updated 7 months ago
• myhdl / myhdl
  The MyHDL development repository
  ☆1,108Updated 8 months ago
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆2,007Updated 3 years ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,183Updated this week
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆570Updated 4 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,036Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆918Updated 2 years ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆414Updated 6 years ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆749Updated last year
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,320Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆889Updated last month
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,970Updated 3 weeks ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,116Updated this week