Alternatives and similar repositories for aws-fpga

Users that are interested in aws-fpga are comparing it to the libraries listed below

• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,373Updated last year
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆866Updated 2 weeks ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,485Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆980Updated 5 months ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆994Updated last year
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,161Updated last year
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,722Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,174Updated last week
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,997Updated 3 years ago
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆358Updated 3 years ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆878Updated 5 months ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆637Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,175Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,031Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆912Updated 2 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,090Updated last year
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,371Updated 2 weeks ago
• myhdl / myhdl
  The MyHDL development repository
  ☆1,102Updated 8 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,151Updated 6 months ago
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆2,084Updated last year
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,939Updated this week
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆413Updated 6 years ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,054Updated 3 weeks ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆748Updated last year
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆905Updated 4 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆857Updated last year
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,472Updated last year
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,634Updated 3 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,025Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,891Updated last week