Alternatives and similar repositories for aws-fpga

Users that are interested in aws-fpga are comparing it to the libraries listed below

• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆856Updated last week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,341Updated last year
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆968Updated 3 months ago
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆359Updated 3 years ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆977Updated last year
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,462Updated 2 months ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆629Updated this week
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,025Updated 3 weeks ago
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,940Updated 3 years ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,467Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,888Updated 3 months ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆859Updated 3 months ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,572Updated last month
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,637Updated 2 weeks ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,978Updated 5 months ago
• myhdl / myhdl
  The MyHDL development repository
  ☆1,100Updated 6 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,101Updated last week
• danielholanda / LeFlow
  Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks
  ☆619Updated 5 years ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,344Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,149Updated this week
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆410Updated 6 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆899Updated 2 years ago
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,124Updated 11 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,120Updated 4 months ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆558Updated last month
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,438Updated last year
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,091Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,857Updated this week
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆553Updated last month
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆871Updated 5 years ago