MakarenaLabs / Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow
Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.
☆25Updated 4 years ago
Related projects: ⓘ
- PYNQ Composabe Overlays☆63Updated 3 months ago
- Introductory examples for using PYNQ with Alveo☆47Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆58Updated last month
- ☆81Updated 3 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆101Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆62Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- ☆58Updated 5 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆12Updated 5 months ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- Algorithmic C Machine Learning Library☆20Updated last month
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆92Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆36Updated 2 years ago
- ☆53Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆26Updated last year
- AMD Xilinx University Program Vivado tutorial☆28Updated last year
- RISC-V ISA based 32-bit processor written in HLS☆15Updated 4 years ago
- ☆19Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆29Updated 3 years ago
- Verilog implementation of Softmax function☆45Updated 2 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- ☆65Updated 9 months ago
- ☆24Updated 5 years ago
- ☆23Updated this week
- Verilog Implementation of 32-bit Floating Point Adder☆33Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆54Updated 4 years ago
- ☆12Updated 4 years ago
- eyeriss-chisel3☆35Updated 2 years ago