Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.
☆31Apr 28, 2020Updated 5 years ago
Alternatives and similar repositories for Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow
Users that are interested in Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Aug 14, 2023Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Jul 7, 2021Updated 4 years ago
- Board files to build Ultra 96 PYNQ image☆158Sep 14, 2025Updated 7 months ago
- C API drivers for PYNQ FPGA board☆43Oct 10, 2025Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PYNQ Bootcamp 2019-2024 teaching materials.☆54Dec 18, 2024Updated last year
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆28Oct 6, 2025Updated 6 months ago
- A tube guitar amplifier power supply VHDL project☆17Nov 14, 2024Updated last year
- ☆13Oct 30, 2025Updated 5 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆252Mar 10, 2026Updated last month
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 5 years ago
- Resources for my first book☆23Jun 21, 2023Updated 2 years ago
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 8 years ago
- Computer Vision Overlays on Pynq☆191Oct 4, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 7 years ago
- ☆29May 5, 2022Updated 3 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆24Feb 14, 2025Updated last year
- ☆30Apr 26, 2019Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- ☆35Sep 12, 2019Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆98Sep 27, 2024Updated last year
- Xilinx Alveo Graph Analytics Product repository☆14May 18, 2022Updated 3 years ago
- ☆471Sep 10, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PYNQ Composabe Overlays☆76Jun 17, 2024Updated last year
- Get Moving with Pynq on Alveo U50☆13Jul 13, 2020Updated 5 years ago
- ☆26Feb 20, 2024Updated 2 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- CNN based Deep Learning for Detecting COVID-19 from X-Ray images.The Deep Learning is deployed in AWS IoT GreenGrass with Xilinx ZCU104 …☆20Sep 7, 2020Updated 5 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Dec 26, 2019Updated 6 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆19May 26, 2021Updated 4 years ago
- ☆19Sep 15, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 9 years ago
- ☆21Mar 30, 2023Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆93Apr 29, 2022Updated 3 years ago
- Projects and Labs for the Parallel Programming for FPGAs book☆22Dec 3, 2025Updated 4 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- Source files for Getting to Know Vivado course☆18Sep 2, 2020Updated 5 years ago