Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.
☆31Apr 28, 2020Updated 5 years ago
Alternatives and similar repositories for Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow
Users that are interested in Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow are comparing it to the libraries listed below
Sorting:
- ☆13Aug 14, 2023Updated 2 years ago
- C API drivers for PYNQ FPGA board☆42Oct 10, 2025Updated 4 months ago
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 8 years ago
- ☆10Mar 20, 2021Updated 4 years ago
- ☆13Oct 30, 2025Updated 4 months ago
- ☆10Jan 15, 2023Updated 3 years ago
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 5 years ago
- ☆29May 5, 2022Updated 3 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Dec 18, 2024Updated last year
- Board files to build Ultra 96 PYNQ image☆157Sep 14, 2025Updated 5 months ago
- Get Moving with Pynq on Alveo U50☆13Jul 13, 2020Updated 5 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- Resources for my first book☆23Jun 21, 2023Updated 2 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆244Aug 26, 2025Updated 6 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- ☆13Jul 14, 2020Updated 5 years ago
- Xilinx Alveo Graph Analytics Product repository☆14May 18, 2022Updated 3 years ago
- ☆21Mar 30, 2023Updated 2 years ago
- ☆35Sep 12, 2019Updated 6 years ago
- ☆463Sep 10, 2024Updated last year
- A tube guitar amplifier power supply VHDL project☆17Nov 14, 2024Updated last year
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Feb 14, 2025Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Nov 23, 2021Updated 4 years ago
- CNN based Deep Learning for Detecting COVID-19 from X-Ray images.The Deep Learning is deployed in AWS IoT GreenGrass with Xilinx ZCU104 …☆20Sep 7, 2020Updated 5 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- Heterogenous ML accelerator☆20May 5, 2025Updated 10 months ago
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 7 years ago
- Projects and Labs for the Parallel Programming for FPGAs book☆21Dec 3, 2025Updated 3 months ago
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆48Updated this week
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆19May 26, 2021Updated 4 years ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆28Oct 6, 2025Updated 5 months ago
- Smith-Waterman Acceleration on Intel’s FPGA with OpenCL for Long DNA Sequences☆18Jan 25, 2019Updated 7 years ago
- ☆19Sep 15, 2021Updated 4 years ago
- ☆24Dec 3, 2021Updated 4 years ago
- ☆25Feb 20, 2024Updated 2 years ago
- Source files for Getting to Know Vivado course☆19Sep 2, 2020Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago