Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.
☆31Apr 28, 2020Updated 6 years ago
Alternatives and similar repositories for Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow
Users that are interested in Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Aug 14, 2023Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Jul 7, 2021Updated 5 years ago
- ☆10Mar 20, 2021Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆160Sep 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Jul 14, 2020Updated 6 years ago
- PYNQ Bootcamp 2019-2026 teaching materials.☆55Jul 29, 2026Updated last month
- C API drivers for PYNQ FPGA board☆47Oct 10, 2025Updated 11 months ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆30Oct 6, 2025Updated 11 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆265Mar 10, 2026Updated 6 months ago
- Chinese Guide for Alveo Getting Started☆13May 18, 2020Updated 6 years ago
- A tube guitar amplifier power supply VHDL project☆17Nov 14, 2024Updated last year
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 9 years ago
- Computer Vision Overlays on Pynq☆193Oct 4, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆29May 5, 2022Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 8 years ago
- ☆30Apr 26, 2019Updated 7 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆105Sep 27, 2024Updated last year
- ☆16Aug 27, 2026Updated 3 weeks ago
- Xilinx Alveo Graph Analytics Product repository☆14May 18, 2022Updated 4 years ago
- ☆483Sep 10, 2024Updated 2 years ago
- ☆35Sep 12, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- Get Moving with Pynq on Alveo U50☆14Jul 13, 2020Updated 6 years ago
- PYNQ Composabe Overlays☆80Jun 17, 2024Updated 2 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 9 years ago
- ☆74Feb 16, 2023Updated 3 years ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆21May 26, 2021Updated 5 years ago
- Heterogenous ML accelerator☆23May 5, 2025Updated last year
- CNN based Deep Learning for Detecting COVID-19 from X-Ray images.The Deep Learning is deployed in AWS IoT GreenGrass with Xilinx ZCU104 …☆20Sep 7, 2020Updated 6 years ago
- ☆20Sep 15, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆70Dec 26, 2019Updated 6 years ago
- Resources for my first book☆22Jun 21, 2023Updated 3 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆208Nov 14, 2021Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- An FPGA Accelerator for Transformer Inference☆97Apr 29, 2022Updated 4 years ago
- Projects and Labs for the Parallel Programming for FPGAs book☆24Dec 3, 2025Updated 9 months ago