MakarenaLabs / Xilinx-FPGA-HLS-PYNQ-ALVEO-FlowLinks
Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.
☆30Updated 5 years ago
Alternatives and similar repositories for Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow
Users that are interested in Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow are comparing it to the libraries listed below
Sorting:
- PYNQ Composabe Overlays☆73Updated last year
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆94Updated last year
- ☆58Updated 5 years ago
- ☆22Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- AMD University Program HLS tutorial☆97Updated 7 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆81Updated last month
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- ☆65Updated 6 years ago
- ☆12Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆26Updated last month
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- ☆71Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Vitis HLS Library for FINN☆198Updated 3 weeks ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- ☆29Updated 7 years ago