Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.
☆31Apr 28, 2020Updated 6 years ago
Alternatives and similar repositories for Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow
Users that are interested in Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Aug 14, 2023Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Jul 7, 2021Updated 4 years ago
- ☆10Mar 20, 2021Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆158Sep 14, 2025Updated 7 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- C API drivers for PYNQ FPGA board☆44Oct 10, 2025Updated 7 months ago
- ☆13Jul 14, 2020Updated 5 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆54Dec 18, 2024Updated last year
- A tube guitar amplifier power supply VHDL project☆17Nov 14, 2024Updated last year
- ☆13Oct 30, 2025Updated 6 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆255Mar 10, 2026Updated 2 months ago
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 5 years ago
- Resources for my first book☆23Jun 21, 2023Updated 2 years ago
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Computer Vision Overlays on Pynq☆191Oct 4, 2019Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 8 years ago
- ☆29May 5, 2022Updated 4 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆24Feb 14, 2025Updated last year
- ☆30Apr 26, 2019Updated 7 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- ☆35Sep 12, 2019Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆99Sep 27, 2024Updated last year
- Xilinx Alveo Graph Analytics Product repository☆14May 18, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆473Sep 10, 2024Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆60Nov 23, 2021Updated 4 years ago
- ☆26Feb 20, 2024Updated 2 years ago
- CNN based Deep Learning for Detecting COVID-19 from X-Ray images.The Deep Learning is deployed in AWS IoT GreenGrass with Xilinx ZCU104 …☆20Sep 7, 2020Updated 5 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆69Dec 26, 2019Updated 6 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆19May 26, 2021Updated 4 years ago
- ☆19Sep 15, 2021Updated 4 years ago
- ☆21Mar 30, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An FPGA Accelerator for Transformer Inference☆93Apr 29, 2022Updated 4 years ago
- Projects and Labs for the Parallel Programming for FPGAs book☆22Dec 3, 2025Updated 5 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆206Nov 14, 2021Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆339Jan 20, 2025Updated last year
- Source files for Getting to Know Vivado course☆18Sep 2, 2020Updated 5 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- ☆24Dec 3, 2021Updated 4 years ago