MakarenaLabs / Xilinx-FPGA-HLS-PYNQ-ALVEO-FlowLinks
Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.
☆31Updated 5 years ago
Alternatives and similar repositories for Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow
Users that are interested in Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow are comparing it to the libraries listed below
Sorting:
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- PYNQ Composabe Overlays☆73Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated last week
- Train and deploy LUT-based neural networks on FPGAs☆100Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- Vitis HLS Library for FINN☆208Updated 3 weeks ago
- ☆70Updated 6 years ago
- Open-Source HLS Examples for Microchip FPGAs☆48Updated 3 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- ☆23Updated 3 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆108Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- IC implementation of TPU☆135Updated 5 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- AMD Xilinx University Program Vivado tutorial☆39Updated 2 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Updated 10 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆27Updated last month
- BlackParrot on Zynq☆48Updated this week
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆26Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆63Updated last week
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆63Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- ☆13Updated 2 years ago