Xilinx / kria-vitis-platformsLinks
Kria Vitis platforms and overlays
☆101Updated 2 weeks ago
Alternatives and similar repositories for kria-vitis-platforms
Users that are interested in kria-vitis-platforms are comparing it to the libraries listed below
Sorting:
- PYNQ support and examples for Kria SOMs☆109Updated 9 months ago
- Board files to build Ultra 96 PYNQ image☆155Updated 5 months ago
- ☆126Updated 6 months ago
- DPU on PYNQ☆221Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- ☆119Updated 3 years ago
- ☆30Updated 11 months ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- PYNQ Composabe Overlays☆72Updated 11 months ago
- Vitis Model Composer Examples and Tutorials☆100Updated this week
- Vitis Video Analytics SDK☆38Updated last year
- Avnet Board Definition Files☆133Updated last month
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆129Updated last year
- Temporary repo to gather information about the Kria KV260 board☆67Updated 3 years ago
- ☆29Updated 7 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆55Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆42Updated last year
- ☆210Updated last month
- AMD University Program HLS tutorial☆95Updated 7 months ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- ☆134Updated last month
- ☆31Updated 2 years ago
- ☆45Updated 4 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆146Updated last year
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago