Xilinx / kria-vitis-platformsLinks
Kria Vitis platforms and overlays
☆103Updated last month
Alternatives and similar repositories for kria-vitis-platforms
Users that are interested in kria-vitis-platforms are comparing it to the libraries listed below
Sorting:
- PYNQ support and examples for Kria SOMs☆109Updated 10 months ago
- Board files to build Ultra 96 PYNQ image☆155Updated 6 months ago
- ☆129Updated last month
- DPU on PYNQ☆224Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- ☆118Updated 4 years ago
- PYNQ Composabe Overlays☆73Updated last year
- Vitis Model Composer Examples and Tutorials☆102Updated 3 weeks ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated last year
- Avnet Board Definition Files☆134Updated 2 months ago
- ☆93Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- ☆210Updated 3 weeks ago
- RISC-V Integration for PYNQ☆175Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 5 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆35Updated last year
- Vitis Video Analytics SDK☆39Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- ☆290Updated last month
- Computer Vision Overlays on Pynq☆179Updated 5 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆152Updated 2 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- ☆29Updated 7 years ago
- ☆45Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 5 years ago
- ☆137Updated 2 months ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆57Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago