Xilinx / kria-vitis-platformsLinks
Kria Vitis platforms and overlays
☆112Updated 8 months ago
Alternatives and similar repositories for kria-vitis-platforms
Users that are interested in kria-vitis-platforms are comparing it to the libraries listed below
Sorting:
- PYNQ support and examples for Kria SOMs☆123Updated last year
- Board files to build Ultra 96 PYNQ image☆157Updated 4 months ago
- DPU on PYNQ☆242Updated 5 months ago
- ☆137Updated 2 months ago
- PYNQ Composabe Overlays☆74Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Updated 3 years ago
- ☆117Updated 4 years ago
- Avnet Board Definition Files☆140Updated 3 weeks ago
- Vitis Model Composer Examples and Tutorials☆116Updated last week
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆75Updated 3 years ago
- ☆104Updated 2 years ago
- ☆31Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- ☆30Updated 7 years ago
- ☆158Updated last month
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆132Updated 5 months ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 6 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆63Updated 6 years ago
- RISC-V Integration for PYNQ☆180Updated 6 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆45Updated last year
- ☆52Updated 4 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆114Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Updated 6 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆170Updated 2 years ago
- ☆32Updated last year
- This project is trying to create a base vitis platform to run with DPU☆49Updated 5 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆81Updated 3 weeks ago
- ☆250Updated last week
- Computer Vision Overlays on Pynq☆189Updated 6 years ago