Xilinx / kria-vitis-platformsLinks
Kria Vitis platforms and overlays
☆104Updated 3 months ago
Alternatives and similar repositories for kria-vitis-platforms
Users that are interested in kria-vitis-platforms are comparing it to the libraries listed below
Sorting:
- PYNQ support and examples for Kria SOMs☆111Updated last year
- Board files to build Ultra 96 PYNQ image☆157Updated 8 months ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆105Updated 2 years ago
- DPU on PYNQ☆225Updated 2 weeks ago
- ☆130Updated 2 months ago
- PYNQ Composabe Overlays☆73Updated last year
- ☆118Updated 4 years ago
- Avnet Board Definition Files☆134Updated last week
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- ☆95Updated last year
- Vitis Model Composer Examples and Tutorials☆105Updated this week
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- ☆141Updated 2 weeks ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- ☆29Updated 7 years ago
- ☆218Updated 2 weeks ago
- ☆47Updated 4 years ago
- ☆290Updated this week
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆34Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆153Updated 2 years ago
- ☆31Updated 2 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated last week
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated 2 years ago
- ☆30Updated last year
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year