Kria Vitis platforms and overlays
☆114May 17, 2025Updated 10 months ago
Alternatives and similar repositories for kria-vitis-platforms
Users that are interested in kria-vitis-platforms are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆33Jul 3, 2024Updated last year
- ☆31Mar 30, 2023Updated 2 years ago
- ☆53May 17, 2021Updated 4 years ago
- PYNQ support and examples for Kria SOMs☆126Aug 20, 2024Updated last year
- Vitis Video Analytics SDK☆45Apr 25, 2024Updated last year
- DPU on PYNQ☆243Aug 12, 2025Updated 7 months ago
- ☆15Jul 3, 2024Updated last year
- ☆503Jan 16, 2026Updated 2 months ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,744Feb 24, 2026Updated last month
- KR260 Ubuntu 22.04 firmware. Package for enabling hardware acceleration capabilities in ROS 2 Humble with KR260 and Ubuntu 22.04.☆11Nov 9, 2022Updated 3 years ago
- ☆29May 5, 2022Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- ☆19Mar 16, 2022Updated 4 years ago
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- Vitis In-Depth Tutorials☆1,545Mar 12, 2026Updated last week
- Vitis Libraries☆1,079Feb 10, 2026Updated last month
- ☆22Oct 26, 2022Updated 3 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- Vitis_Accel_Examples☆585Mar 12, 2026Updated last week
- Xilinx ZynqMP AXI-ACP Adapter☆20Mar 9, 2026Updated 2 weeks ago
- ☆17Nov 20, 2022Updated 3 years ago
- ☆773Updated this week
- ☆136Nov 26, 2025Updated 3 months ago
- ☆40Nov 20, 2025Updated 4 months ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆108Oct 31, 2022Updated 3 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆52Jan 12, 2026Updated 2 months ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆34Feb 20, 2026Updated last month
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 5 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆76Feb 13, 2022Updated 4 years ago
- ☆17Jun 13, 2022Updated 3 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 5 years ago
- Xilinx Soft-IP HDMI Rx/Tx core Linux drivers☆47Oct 19, 2025Updated 5 months ago
- How to create a bitbake recipe for a ROS package and cross-compile it.☆11Jul 24, 2013Updated 12 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 5 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 3 months ago
- ☆13Jun 12, 2018Updated 7 years ago
- Run Time for AIE and FPGA based platforms☆653Updated this week