Xilinx / pyxirLinks
☆37Updated 3 years ago
Alternatives and similar repositories for pyxir
Users that are interested in pyxir are comparing it to the libraries listed below
Sorting:
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- ☆30Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆30Updated 2 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- HLS branch of Halide☆76Updated 6 years ago
- ☆33Updated 6 years ago
- ☆44Updated 5 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆64Updated 5 years ago
- ☆71Updated 5 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆14Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- ☆19Updated 5 years ago
- News and Paper Collections for Machine Learning Hardware☆22Updated last year
- ☆23Updated 3 years ago
- ☆58Updated 5 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- ☆59Updated last week
- ☆81Updated 3 months ago
- ☆93Updated 11 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 6 years ago
- ☆30Updated 2 months ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- agile hardware-software co-design☆47Updated 3 years ago