Xilinx / finn-base
Open Source Compiler Framework using ONNX as Frontend and IR
☆29Updated 2 years ago
Related projects: ⓘ
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- ☆53Updated 4 years ago
- ☆81Updated 3 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆31Updated 11 months ago
- Residual Binarized Neural Network☆44Updated 6 years ago
- ☆65Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆128Updated 4 years ago
- ☆38Updated 4 years ago
- ☆23Updated last month
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆25Updated 3 months ago
- ☆32Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆34Updated 4 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆47Updated last year
- A DSL for Systolic Arrays☆73Updated 5 years ago
- ☆67Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- Caffe to VHDL☆66Updated 4 years ago
- HLS implemented systolic array structure☆38Updated 6 years ago
- Approximate layers - TensorFlow extension☆25Updated 4 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆58Updated last month
- ☆37Updated 2 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆86Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆30Updated 5 years ago
- ☆73Updated 11 months ago
- Vitis HLS Library for FINN☆173Updated 3 months ago
- Fast inference of Boosted Decision Trees in FPGAs☆47Updated 2 weeks ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 6 years ago
- ☆20Updated last year