Xilinx / finn-base
Open Source Compiler Framework using ONNX as Frontend and IR
☆29Updated 2 years ago
Alternatives and similar repositories for finn-base:
Users that are interested in finn-base are comparing it to the libraries listed below
- ☆88Updated 9 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆71Updated 2 years ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- ☆28Updated 5 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆57Updated 4 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- ☆37Updated 2 years ago
- ☆40Updated 5 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 5 months ago
- Caffe to VHDL☆67Updated 4 years ago
- ☆23Updated 2 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆52Updated last week
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆27Updated last week
- Vitis HLS Library for FINN☆192Updated this week
- Approximate layers - TensorFlow extension☆27Updated 11 months ago
- ☆70Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆41Updated last month
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆54Updated 7 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆135Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 6 months ago
- Tutorials on HLS Design☆51Updated 5 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆23Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆44Updated 11 months ago
- HLS implemented systolic array structure