gkrislara / Image-super-resolution-FPGA
Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102
☆15Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Image-super-resolution-FPGA
- ☆26Updated 2 years ago
- 在FPGA上部署深度学习项目☆20Updated 3 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆16Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- ☆20Updated 2 years ago
- ☆19Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆30Updated last month
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆23Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆24Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆24Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆86Updated 10 months ago
- FPGA实现动态图像识别☆13Updated 4 years ago
- ☆17Updated last year
- A CNN accelerator design inspired by MIT Eyeriss project☆16Updated 3 years ago
- cnn accelerator in vivado HLS☆9Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆26Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- Accelerating DNN inference and training on Zynq☆14Updated 4 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆158Updated 7 months ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- The second place winner for DAC-SDC 2020☆96Updated 2 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆33Updated last year
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago