gkrislara / Image-super-resolution-FPGALinks
Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102
☆15Updated 5 years ago
Alternatives and similar repositories for Image-super-resolution-FPGA
Users that are interested in Image-super-resolution-FPGA are comparing it to the libraries listed below
Sorting:
- ☆26Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 4 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- 在FPGA上部署深度学习项目☆21Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- The CNN architecture elements implemented with RTL approach in VHDL.☆15Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- ☆21Updated 2 years ago
- ☆20Updated 3 years ago
- ☆17Updated 2 years ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆12Updated 3 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- ☆30Updated 3 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆20Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- ☆53Updated 2 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆15Updated 4 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆19Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago