gkrislara / Image-super-resolution-FPGA
Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102
☆16Updated 4 years ago
Alternatives and similar repositories for Image-super-resolution-FPGA:
Users that are interested in Image-super-resolution-FPGA are comparing it to the libraries listed below
- ☆26Updated 2 years ago
- ☆21Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- ☆20Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆23Updated 3 years ago
- ☆29Updated 3 years ago
- ☆16Updated 2 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆17Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- it is a set for all the respository of the project.☆96Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆93Updated last year
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆9Updated 4 years ago
- 在FPGA上部署深度学习项目☆21Updated 4 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆52Updated 5 years ago
- 可运行☆31Updated 2 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆40Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- ☆61Updated 2 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆12Updated 5 years ago