gkrislara / Image-super-resolution-FPGALinks
Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102
☆16Updated 5 years ago
Alternatives and similar repositories for Image-super-resolution-FPGA
Users that are interested in Image-super-resolution-FPGA are comparing it to the libraries listed below
Sorting:
- ☆26Updated 2 years ago
- ☆20Updated 3 years ago
- ☆21Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆17Updated 2 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 4 years ago
- 2020 xilinx summer school☆18Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆26Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆23Updated 3 years ago
- ☆31Updated 4 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 4 years ago
- This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sen…☆17Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- 在FPGA上部署深度学习项目☆21Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆21Updated 4 years ago
- Lecture Material on Deep Learning Inference using FPGA☆12Updated 5 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 4 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆61Updated 5 years ago
- 可运行☆36Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆38Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆10Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- FPGA实现动态图像识别☆22Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆98Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year