keryell / muSYCLLinks
muSYCL, the SYCL musical!
☆12Updated 9 months ago
Alternatives and similar repositories for muSYCL
Users that are interested in muSYCL are comparing it to the libraries listed below
Sorting:
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆118Updated 7 months ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆14Updated 5 months ago
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Updated 3 years ago
- SYCL Benchmark Suite☆64Updated 3 months ago
- Intel staging area for llvm.org contribution. Home for Intel LLVM-based projects.☆19Updated 4 years ago
- Header-only library of GPU-accelerated, concurrent data structures.☆11Updated last month
- BLAS implementation for Intel FPGA☆78Updated 4 years ago
- ☆59Updated 7 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Xilinx Modifications to Halide☆13Updated 4 years ago
- Implementation of the SYCL specification.☆66Updated 11 months ago
- ColTraIn HBFP Training Emulator☆16Updated 2 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆111Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- Library to plot integer sets and maps☆49Updated 8 years ago
- HLS branch of Halide☆76Updated 6 years ago
- ☆55Updated 6 years ago
- portDNN is a library implementing neural network algorithms written using SYCL☆113Updated last year
- Benchmark for measuring the performance of sparse and irregular memory access.☆78Updated last month
- Polyhedral High-Level Synthesis in MLIR☆31Updated 2 years ago
- ☆55Updated 2 years ago
- ☆16Updated 3 years ago
- ☆99Updated this week
- HeteroCL-MLIR dialect for accelerator design☆41Updated 8 months ago
- A domain-specific language and compiler for image processing☆76Updated 4 years ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 6 years ago
- ☆29Updated 6 years ago