Alternatives and similar repositories for muSYCL:

Users that are interested in muSYCL are comparing it to the libraries listed below

• rehohoho / onnx2versal
  Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.
  ☆9Updated 2 months ago
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆56Updated 7 months ago
• stephenneuendorffer / vyasa
  Xilinx Modifications to Halide
  ☆12Updated 3 years ago
• stillwater-sc / hpr-blas
  High-Performance Reproducible BLAS using posit arithmetic
  ☆12Updated 3 years ago
• triSYCL / sycl
  SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
  ☆115Updated 4 months ago
• ROCm / hipCollections
  Header-only library of GPU-accelerated, concurrent data structures.
  ☆10Updated 3 weeks ago
• spcl / SMI
  Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware
  ☆16Updated 3 years ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆23Updated 3 months ago
• Xilinx / mlir-air
  ☆90Updated this week
• template-hls / template-hls-float
  ☆27Updated 5 years ago
• parsa-epfl / HBFPEmulator
  ColTraIn HBFP Training Emulator
  ☆16Updated 2 years ago
• spcl / FBLAS
  BLAS implementation for Intel FPGA
  ☆77Updated 4 years ago
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆18Updated last year
• hpcgarage / spatter
  Benchmark for measuring the performance of sparse and irregular memory access.
  ☆77Updated last month
• andrewbartolo / accel-sim
  Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing
  ☆7Updated 6 years ago
• unisa-hpc / sycl-bench
  SYCL Benchmark Suite
  ☆64Updated last month
• NVlabs / ptxmemorymodel
  ☆53Updated 5 years ago
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆84Updated this week
• gthparch / NVPTX-SPIRV-Translator
  ☆20Updated 3 years ago
• chai-benchmarks / chai
  Chai
  ☆43Updated last year
• Xilinx / finn-base
  Open Source Compiler Framework using ONNX as Frontend and IR
  ☆29Updated 2 years ago
• UCSBarchlab / Charm
  A Language for Closed-form High-level ARchitecture Modeling
  ☆20Updated 5 years ago
• sfu-arch / SpGEMM
  ☆34Updated 3 years ago
• spcl / stencilflow
  ☆16Updated 3 years ago
• AlexMontgomerie / samo
  SAMO: Streaming Architecture Mapping Optimisation
  ☆32Updated last year
• ROCm / libhipcxx
  The C++ Standard Library for your entire system.
  ☆15Updated last month
• cavazos-lab / PolyBench-ACC
  ☆59Updated 5 months ago
• ROCm / roc-stdpar
  ☆17Updated last year
• Xilinx / mlir-xten
  ☆13Updated this week
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago