keryell / muSYCLLinks
muSYCL, the SYCL musical!
☆13Updated last year
Alternatives and similar repositories for muSYCL
Users that are interested in muSYCL are comparing it to the libraries listed below
Sorting:
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆15Updated last year
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆124Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated last year
- BLAS implementation for Intel FPGA☆78Updated 5 years ago
- Xilinx Modifications to Halide☆14Updated 4 years ago
- Library to plot integer sets and maps☆53Updated 9 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- Benchmark for measuring the performance of sparse and irregular memory access.☆82Updated 4 months ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Updated 3 years ago
- Conversions to MLIR EmitC☆134Updated last year
- HLS branch of Halide☆79Updated 7 years ago
- ☆82Updated 11 months ago
- SYCL Benchmark Suite☆67Updated 6 months ago
- ☆17Updated 4 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Updated 3 years ago
- IREE plugin repository for the AMD AIE accelerator☆117Updated this week
- ColTraIn HBFP Training Emulator☆16Updated 2 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Updated 2 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Updated 3 years ago
- ☆121Updated 2 weeks ago
- A domain-specific language and compiler for image processing☆77Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 3 months ago
- Provides Spatial with front-end support from popular machine learning frameworks☆34Updated 6 years ago
- ☆65Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- ☆30Updated 6 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆98Updated 6 months ago