Jupyter notebook examples on image classification with quantized neural networks
☆70May 5, 2020Updated 5 years ago
Alternatives and similar repositories for qnn-inference-examples
Users that are interested in qnn-inference-examples are comparing it to the libraries listed below
Sorting:
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jan 27, 2023Updated 3 years ago
- Dataflow compiler for QNN inference on FPGAs☆945Feb 25, 2026Updated last week
- Dataflow QNN inference accelerator examples on FPGAs☆244Aug 26, 2025Updated 6 months ago
- training ternary neural networks☆15Apr 18, 2017Updated 8 years ago
- Brevitas: neural network quantization in PyTorch☆1,493Updated this week
- Vitis HLS Library for FINN☆215Feb 25, 2026Updated last week
- ☆250Oct 13, 2020Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Nov 23, 2021Updated 4 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆704Jan 4, 2022Updated 4 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Hot & Spicy tool suite☆23Jan 4, 2022Updated 4 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- ☆91Apr 15, 2020Updated 5 years ago
- ☆10Apr 21, 2022Updated 3 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 9 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- Proximal Mean-field for Neural Network Quantization☆21Apr 9, 2020Updated 5 years ago
- The PyTorch implementation of Learned Step size Quantization (LSQ) in ICLR2020 (unofficial)☆139Nov 19, 2020Updated 5 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 4 years ago
- Open source/hardware SoC plattform based on the lattice mico 32 softcore☆15Apr 10, 2010Updated 15 years ago
- ☆14Apr 8, 2025Updated 10 months ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Xilinx Contest Kshitij 2019☆19May 31, 2023Updated 2 years ago
- PYNQ DMA benchmark project☆12Apr 27, 2017Updated 8 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- ☆14Mar 13, 2023Updated 2 years ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Mar 16, 2022Updated 3 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆283Dec 5, 2019Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31May 1, 2019Updated 6 years ago
- TBNv2: Convolutional Neural Network With Ternary Inputs and Binary Weights☆16Mar 4, 2020Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- System Verilog code describing a fully combinational binarized neural network.☆34Jul 6, 2018Updated 7 years ago
- ProxQuant: Quantized Neural Networks via Proximal Operators☆30Feb 19, 2019Updated 7 years ago
- 3rd place solution for NeurIPS 2019 MicroNet challenge☆37Nov 8, 2019Updated 6 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 6 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Nov 23, 2023Updated 2 years ago
- An FPGA NES emulator designed by a high level synthesis (HLS)☆16Jun 11, 2017Updated 8 years ago