maltanar / qnn-inference-examplesLinks
Jupyter notebook examples on image classification with quantized neural networks
☆69Updated 5 years ago
Alternatives and similar repositories for qnn-inference-examples
Users that are interested in qnn-inference-examples are comparing it to the libraries listed below
Sorting:
- ☆89Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆218Updated 3 months ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- ☆58Updated 5 years ago
- Vitis HLS Library for FINN☆198Updated 2 weeks ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆215Updated 6 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- DPU on PYNQ☆222Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- ☆247Updated 4 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆26Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- ☆107Updated 5 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆31Updated 2 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆54Updated 3 weeks ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- ☆94Updated last year
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Caffe to VHDL☆67Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆273Updated 5 years ago
- Generator of verilog description for FPGA MobileNet implementation☆168Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago