maltanar / qnn-inference-examples
Jupyter notebook examples on image classification with quantized neural networks
☆68Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for qnn-inference-examples
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 3 years ago
- ☆86Updated 4 years ago
- Vitis HLS Library for FINN☆181Updated this week
- Dataflow QNN inference accelerator examples on FPGAs☆185Updated 3 weeks ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆94Updated 2 years ago
- PYNQ, Neural network Language model, Overlay☆102Updated 5 years ago
- System Verilog code describing a fully combinational binarized neural network.☆30Updated 6 years ago
- ☆55Updated 4 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆131Updated 4 years ago
- ☆24Updated 2 weeks ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆79Updated 8 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆102Updated 6 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆123Updated 5 years ago
- ☆83Updated 5 months ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆24Updated last year
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆261Updated 4 years ago
- ☆242Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆110Updated 3 years ago
- ☆77Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆75Updated this week
- Residual Binarized Neural Network☆44Updated 6 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆25Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago