maltanar / qnn-inference-examplesLinks
Jupyter notebook examples on image classification with quantized neural networks
☆70Updated 5 years ago
Alternatives and similar repositories for qnn-inference-examples
Users that are interested in qnn-inference-examples are comparing it to the libraries listed below
Sorting:
- ☆91Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆60Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆281Updated 6 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Updated 6 years ago
- ☆63Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- This is a collection of works on neural networks and neural accelerators.☆41Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆146Updated 5 years ago
- System Verilog code describing a fully combinational binarized neural network.☆34Updated 7 years ago
- Vitis HLS Library for FINN☆210Updated 2 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆239Updated 3 months ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Updated 3 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 7 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- ☆32Updated last year
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 8 years ago
- Generator of verilog description for FPGA MobileNet implementation☆179Updated 3 years ago
- ☆109Updated 6 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆108Updated 3 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Updated 11 months ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 6 years ago
- ☆250Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- DPU on PYNQ☆234Updated 3 months ago