maltanar / qnn-inference-examples
Jupyter notebook examples on image classification with quantized neural networks
☆71Updated 4 years ago
Alternatives and similar repositories for qnn-inference-examples:
Users that are interested in qnn-inference-examples are comparing it to the libraries listed below
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆55Updated 3 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆198Updated last month
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- ☆27Updated 3 months ago
- Vitis HLS Library for FINN☆189Updated 2 weeks ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆25Updated 2 years ago
- PYNQ, Neural network Language model, Overlay☆105Updated 5 years ago
- ☆56Updated 4 years ago
- ☆88Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆103Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆98Updated 2 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- ☆105Updated 5 years ago
- Residual Binarized Neural Network☆44Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆132Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆48Updated 6 years ago
- ☆83Updated 8 months ago
- Fast inference of Boosted Decision Trees in FPGAs☆52Updated this week
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- DPU on PYNQ☆209Updated last year
- An LSTM template and a few examples using Vivado HLS☆44Updated 9 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Approximate layers - TensorFlow extension☆27Updated 9 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆83Updated last month
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 7 years ago
- System Verilog code describing a fully combinational binarized neural network.☆33Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆263Updated 5 years ago