maltanar / qnn-inference-examplesLinks
Jupyter notebook examples on image classification with quantized neural networks
☆69Updated 5 years ago
Alternatives and similar repositories for qnn-inference-examples
Users that are interested in qnn-inference-examples are comparing it to the libraries listed below
Sorting:
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆26Updated 2 years ago
- ☆88Updated 5 years ago
- Vitis HLS Library for FINN☆197Updated last week
- Dataflow QNN inference accelerator examples on FPGAs☆217Updated 2 months ago
- System Verilog code describing a fully combinational binarized neural network.☆34Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- ☆58Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆272Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- ☆246Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- Approximate layers - TensorFlow extension☆27Updated last month
- ☆30Updated 6 months ago
- ☆107Updated 5 years ago