Alternatives and similar repositories for qnn-inference-examples

Users that are interested in qnn-inference-examples are comparing it to the libraries listed below

• Xilinx / LSTM-PYNQ
  ☆89Updated 5 years ago
• Xilinx / ResNet50-PYNQ
  Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
  ☆58Updated 3 years ago
• awai54st / LUTNet
  ☆58Updated 5 years ago
• hsharma35 / dnnweaver2
  Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.
  ☆216Updated 6 years ago
• wjc852456 / Neural-Networks-on-Silicon
  This is a collection of works on neural networks and neural accelerators.
  ☆40Updated 6 years ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆273Updated 5 years ago
• mohaghasemzadeh / ReBNet
  Residual Binarized Neural Network
  ☆43Updated 7 years ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆221Updated 3 months ago
• EECS-NTNU / bismo
  BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
  ☆139Updated 5 years ago
• AlexMontgomerie / fpgaconvnet-hls
  ☆30Updated 8 months ago
• Yang-YiFan / DiracDeltaNet
  PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
  ☆31Updated 6 years ago
• QDucasse / nn_benchmark
  🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas
  ☆26Updated 2 years ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆202Updated 2 weeks ago
• onioncc / iSmartDNN
  Light-weighted neural network inference for object detection on small-scale FPGA board
  ☆91Updated 6 years ago
• ralbertazzi / bnn
  Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools
  ☆53Updated 7 years ago
• hillhao / PYNQ-project
  PYNQ, Neural network Language model, Overlay
  ☆109Updated 6 years ago
• ZFTurbo / MobileNet-in-FPGA
  Generator of verilog description for FPGA MobileNet implementation
  ☆171Updated 3 years ago
• Xilinx / finn-base
  Open Source Compiler Framework using ONNX as Frontend and IR
  ☆32Updated 2 years ago
• EEESlab / combinational-bnn
  System Verilog code describing a fully combinational binarized neural network.
  ☆34Updated 7 years ago
• Xilinx / QNN-MO-PYNQ
  ☆248Updated 4 years ago
• thesps / conifer
  Fast inference of Boosted Decision Trees in FPGAs
  ☆54Updated last month
• hirayaku / DAC2018-TGIIF
  The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track
  ☆89Updated 6 years ago
• walkieq / RNN_HLS
  An LSTM template and a few examples using Vivado HLS
  ☆45Updated last year
• Er1cZ / Deploying_CNN_on_FPGA_using_OpenCL
  Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…
  ☆111Updated 7 years ago
• Xilinx / logicnets
  Train and deploy LUT-based neural networks on FPGAs
  ☆97Updated last year
• AlexMontgomerie / samo
  SAMO: Streaming Architecture Mapping Optimisation
  ☆33Updated last year
• heheda365 / ultra_net
  FPGA-based neural network inference project for 2020 DAC System Design Contest
  ☆113Updated 4 years ago
• jonathan93sh / CNNA
  A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA
  ☆24Updated 3 years ago
• Xilinx / PYNQ_Bootcamp
  PYNQ Bootcamp 2019-2024 teaching materials.
  ☆48Updated 6 months ago
• Xilinx / PYNQ-DL
  Xilinx Deep Learning IP
  ☆92Updated 4 years ago