maltanar / qnn-inference-examples
Jupyter notebook examples on image classification with quantized neural networks
☆70Updated 4 years ago
Alternatives and similar repositories for qnn-inference-examples:
Users that are interested in qnn-inference-examples are comparing it to the libraries listed below
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- ☆87Updated 4 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆207Updated 2 months ago
- Vitis HLS Library for FINN☆191Updated last week
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆25Updated 2 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- ☆57Updated 4 years ago
- ☆247Updated 4 years ago
- ☆28Updated 4 months ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆265Updated 5 years ago
- ☆105Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 4 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 5 years ago
- DPU on PYNQ☆214Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆101Updated 2 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆92Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆134Updated 5 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- ☆87Updated 9 months ago
- Generator of verilog description for FPGA MobileNet implementation☆160Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago