cs-jsi / chisel4ml
☆13Updated 3 months ago
Alternatives and similar repositories for chisel4ml:
Users that are interested in chisel4ml are comparing it to the libraries listed below
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- ☆35Updated 4 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated last week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆45Updated 2 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- ☆59Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- A tool to generate optimized hardware files for univariate functions.☆27Updated last year
- Posit Arithmetic Cores generated with FloPoCo☆24Updated 10 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆34Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆39Updated 6 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆33Updated 2 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- ☆86Updated last year
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 3 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 6 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- ☆57Updated this week
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆29Updated 3 weeks ago
- ☆29Updated 6 years ago
- Algorithmic C Machine Learning Library☆23Updated 4 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆26Updated 5 years ago
- A configurable SRAM generator☆47Updated 3 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆20Updated last year