TadejMurovic / BNN_DeploymentLinks
Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing
☆12Updated 6 years ago
Alternatives and similar repositories for BNN_Deployment
Users that are interested in BNN_Deployment are comparing it to the libraries listed below
Sorting:
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- ☆14Updated 5 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- ☆21Updated 2 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆60Updated 5 years ago
- Binary Neural Network on IceStick FPGA.☆53Updated 7 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- Approximate layers - TensorFlow extension☆27Updated 5 months ago
- ☆20Updated 7 months ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆20Updated 5 years ago
- DATuner Repository☆18Updated 7 years ago
- ☆23Updated 2 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆69Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆12Updated 8 months ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- first-order deep learning accelerator model☆19Updated 7 years ago
- A repository containing homework labs for CSE548☆40Updated 8 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 9 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆14Updated 5 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆41Updated 3 years ago
- ☆34Updated 6 years ago