TadejMurovic / BNN_Deployment
Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing
☆12Updated 5 years ago
Alternatives and similar repositories for BNN_Deployment:
Users that are interested in BNN_Deployment are comparing it to the libraries listed below
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- ☆14Updated 5 years ago
- ☆21Updated 2 years ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 6 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- Binary Neural Network on IceStick FPGA.☆52Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- CNN accelerator☆28Updated 7 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆43Updated last month
- Ternary Weights and Activations☆24Updated 6 years ago
- ☆16Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- Generate an FPGA design for a TWN☆10Updated 5 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- DATuner Repository☆18Updated 6 years ago
- ☆29Updated 5 years ago
- TBNv2: Convolutional Neural Network With Ternary Inputs and Binary Weights☆17Updated 5 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 3 years ago
- ☆16Updated 7 years ago
- ☆23Updated 3 years ago
- Fast Floating Point Operators for High Level Synthesis☆20Updated 2 years ago