TadejMurovic / BNN_DeploymentLinks
Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing
☆12Updated 5 years ago
Alternatives and similar repositories for BNN_Deployment
Users that are interested in BNN_Deployment are comparing it to the libraries listed below
Sorting:
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- ☆14Updated 5 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆24Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- ☆21Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 9 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆29Updated 6 years ago
- CNN accelerator☆27Updated 7 years ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- ☆14Updated last month
- first-order deep learning accelerator model☆18Updated 7 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Binary Neural Network on IceStick FPGA.☆52Updated 6 years ago
- DATuner Repository☆18Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- ☆58Updated 5 years ago
- Codes for Binary Ensemble Neural Network: More Bits per Network or More Networks per Bit?☆31Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- ☆23Updated 3 years ago
- ☆16Updated 7 years ago