TadejMurovic / BNN_DeploymentLinks
Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing
☆12Updated 6 years ago
Alternatives and similar repositories for BNN_Deployment
Users that are interested in BNN_Deployment are comparing it to the libraries listed below
Sorting:
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- ☆21Updated 2 years ago
- ☆14Updated 5 years ago
- Binary Neural Network on IceStick FPGA.☆52Updated 7 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- Ternary Weights and Activations☆24Updated 7 years ago
- ☆60Updated 5 years ago
- This is a collection of works on neural networks and neural accelerators.☆41Updated 6 years ago
- CNN accelerator☆27Updated 8 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆144Updated 5 years ago
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- ☆37Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Updated 6 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆70Updated 5 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆20Updated 8 months ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- first-order deep learning accelerator model☆21Updated 7 years ago
- DATuner Repository☆17Updated 7 years ago
- ☆14Updated 5 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆11Updated 10 months ago
- A repository containing homework labs for CSE548☆40Updated 8 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- ☆72Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13Updated 9 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago