TadejMurovic / BNN_Deployment
Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing
☆11Updated 5 years ago
Alternatives and similar repositories for BNN_Deployment:
Users that are interested in BNN_Deployment are comparing it to the libraries listed below
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- ☆14Updated 5 years ago
- Ternary Weights and Activations☆24Updated 6 years ago
- Codes for Binary Ensemble Neural Network: More Bits per Network or More Networks per Bit?☆31Updated 5 years ago
- Proximal Mean-field for Neural Network Quantization☆22Updated 4 years ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 6 years ago
- Implementation of BinaryConnect on Pytorch☆39Updated 3 years ago
- Binary Neural Network on IceStick FPGA.☆51Updated 6 years ago
- ☆21Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- ☆14Updated last year
- ☆23Updated 3 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Updated 6 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 8 years ago
- Residual Binarized Neural Network☆43Updated 6 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 7 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 3 years ago
- ☆53Updated 6 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆23Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- ☆35Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated last month
- ☆19Updated 5 years ago