KastnerRG / Read_the_docs
Projects and Labs for the Parallel Programming for FPGAs book
☆17Updated 4 months ago
Alternatives and similar repositories for Read_the_docs:
Users that are interested in Read_the_docs are comparing it to the libraries listed below
- HLS implemented systolic array structure☆41Updated 7 years ago
- PYNQ Composabe Overlays☆71Updated 10 months ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 5 years ago
- ☆63Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆30Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆33Updated 5 years ago
- ai_accelerator_basic_for_student (no solve)☆12Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆44Updated 11 months ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆37Updated 9 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆24Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- AMD University Program HLS tutorial☆90Updated 5 months ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆62Updated 8 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆32Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- ☆32Updated 7 months ago