KastnerRG / Read_the_docsLinks
Projects and Labs for the Parallel Programming for FPGAs book
☆19Updated this week
Alternatives and similar repositories for Read_the_docs
Users that are interested in Read_the_docs are comparing it to the libraries listed below
Sorting:
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Updated 6 years ago
- ☆70Updated 6 years ago
- PYNQ Composabe Overlays☆73Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks☆25Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- DaCH: dataflow cache for high-level synthesis.☆19Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆23Updated 3 years ago
- ☆15Updated 4 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- Vitis HLS Library for FINN☆208Updated 3 weeks ago
- ☆60Updated 5 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago