Provides Spatial with front-end support from popular machine learning frameworks
☆34Sep 30, 2019Updated 6 years ago
Alternatives and similar repositories for spatial-multiverse
Users that are interested in spatial-multiverse are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆291Jun 2, 2024Updated 2 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- ☆30Oct 16, 2022Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆24Nov 10, 2020Updated 5 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- Pruning methods for pytorch with an optimizer-like interface☆15Apr 14, 2020Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- ☆66May 6, 2020Updated 6 years ago
- Scala staging framework☆18Jul 13, 2018Updated 7 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- ☆15Jun 14, 2022Updated 4 years ago
- ☆27Apr 28, 2020Updated 6 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- Package Xilinx FPGA tools into docker containers, useful for CI situations.☆17Oct 20, 2014Updated 11 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆48Apr 4, 2022Updated 4 years ago
- Vitis HLS Library for FINN☆224May 27, 2026Updated 2 weeks ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Code for L0-ARM: Network Sparsification via Stochastic Binary Optimization☆15Oct 25, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This repository contains the code for our recent paper `Minimal Random Code Learning: Getting Bits Back from Compressed Model Parameters'☆22Oct 12, 2018Updated 7 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 5 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 6 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆341Jan 20, 2025Updated last year
- Extracting the dense depth map from plenoptic camera (Lytro)☆19Mar 19, 2018Updated 8 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- OCaml bindings for the Integer Set Library.☆13Jun 12, 2014Updated 12 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Absinthe is an optimization framework to fuse and tile stencil codes in one shot☆14Jul 17, 2019Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Python wrapper for verilator model☆94Feb 10, 2024Updated 2 years ago
- BLAS implementation for Intel FPGA☆78Nov 18, 2020Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Dec 25, 2019Updated 6 years ago
- ChainerPruner: Channel Pruning framework for Chainer☆21Oct 7, 2019Updated 6 years ago
- ☆21Jan 31, 2026Updated 4 months ago