stanford-ppl / spatial-multiverseLinks
Provides Spatial with front-end support from popular machine learning frameworks
☆33Updated 5 years ago
Alternatives and similar repositories for spatial-multiverse
Users that are interested in spatial-multiverse are comparing it to the libraries listed below
Sorting:
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- ☆59Updated last week
- A repository containing homework labs for CSE548☆40Updated 7 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- ☆81Updated 3 months ago
- Falcon Merlin Compiler☆40Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- ☆29Updated 6 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 6 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- News and Paper Collections for Machine Learning Hardware☆22Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- ☆58Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆64Updated 5 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 8 months ago
- CGRA Compilation Framework☆83Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆50Updated 6 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆66Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆94Updated 2 months ago