Provides Spatial with front-end support from popular machine learning frameworks
☆34Sep 30, 2019Updated 6 years ago
Alternatives and similar repositories for spatial-multiverse
Users that are interested in spatial-multiverse are comparing it to the libraries listed below
Sorting:
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- ☆30Oct 16, 2022Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆289Jun 2, 2024Updated last year
- ☆24Nov 10, 2020Updated 5 years ago
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Scala staging framework☆18Jul 13, 2018Updated 7 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- Pruning methods for pytorch with an optimizer-like interface☆15Apr 14, 2020Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- ☆65May 6, 2020Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Nov 23, 2021Updated 4 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- Package Xilinx FPGA tools into docker containers, useful for CI situations.☆17Oct 20, 2014Updated 11 years ago
- Code for L0-ARM: Network Sparsification via Stochastic Binary Optimization☆15Oct 25, 2019Updated 6 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 5 years ago
- This repository contains the code for our recent paper `Minimal Random Code Learning: Getting Bits Back from Compressed Model Parameters'☆22Oct 12, 2018Updated 7 years ago
- HLS code for Network on Chip (NoC)☆22Sep 11, 2020Updated 5 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- Hot & Spicy tool suite☆23Jan 4, 2022Updated 4 years ago
- Vitis HLS Library for FINN☆215Feb 25, 2026Updated last week
- soap - Structural Optimisation of Arithmetic Programs☆24May 9, 2016Updated 9 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆43Jul 3, 2025Updated 8 months ago
- ☆30Apr 26, 2019Updated 6 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- ☆30Mar 21, 2018Updated 7 years ago