NaelF / BinaryCoPLinks
Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices
☆12Updated 4 years ago
Alternatives and similar repositories for BinaryCoP
Users that are interested in BinaryCoP are comparing it to the libraries listed below
Sorting:
- ☆14Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆17Updated 11 months ago
- ☆19Updated 5 years ago
- GoldenEye is a functional simulator with fault injection capabilities for common and emerging numerical formats, implemented for the PyTo…☆26Updated 11 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆33Updated 4 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- ☆25Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- ☆22Updated 7 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- ☆28Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- ☆12Updated last year
- ☆72Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆28Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆52Updated last year
- agile hardware-software co-design☆51Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 9 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- ☆29Updated 6 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- ☆13Updated 3 years ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- ☆71Updated 5 years ago
- ☆27Updated 5 years ago