NaelF / BinaryCoPLinks
Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices
☆12Updated 3 years ago
Alternatives and similar repositories for BinaryCoP
Users that are interested in BinaryCoP are comparing it to the libraries listed below
Sorting:
- ☆11Updated 11 months ago
- ☆14Updated 3 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- GoldenEye is a functional simulator with fault injection capabilities for common and emerging numerical formats, implemented for the PyTo…☆25Updated 8 months ago
- ☆28Updated 2 years ago
- ☆19Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆23Updated 3 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆15Updated 8 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆13Updated 4 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 3 years ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- ☆12Updated 3 years ago
- ☆28Updated 6 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆24Updated last year
- ☆10Updated 2 years ago
- ☆21Updated 4 months ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- ☆35Updated 4 years ago
- ☆33Updated 3 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆53Updated 2 months ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Updated 2 years ago
- ☆71Updated 2 years ago
- ☆23Updated 2 years ago
- ☆18Updated 2 years ago