NaelF / BinaryCoP
Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices
☆12Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for BinaryCoP
- ☆15Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆17Updated 8 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆15Updated 7 months ago
- ☆31Updated 3 years ago
- ☆12Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- ☆33Updated 3 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆14Updated last month
- ☆15Updated last year
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆20Updated 2 years ago
- ☆15Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- Heterogenous ML accelerator☆16Updated last month
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- ☆22Updated last year
- ☆25Updated 3 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- ☆24Updated 8 months ago
- ☆27Updated 5 years ago
- ☆18Updated last year
- ☆21Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆18Updated last year