NaelF / BinaryCoP
Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices
☆12Updated 3 years ago
Alternatives and similar repositories for BinaryCoP:
Users that are interested in BinaryCoP are comparing it to the libraries listed below
- ☆14Updated 3 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last week
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- ☆23Updated 3 years ago
- ☆11Updated 9 months ago
- ☆19Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆12Updated 3 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 6 months ago
- GoldenEye is a functional simulator with fault injection capabilities for common and emerging numerical formats, implemented for the PyTo…☆24Updated 6 months ago
- ☆26Updated 3 weeks ago
- ☆26Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆35Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- ☆70Updated 5 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆23Updated last year
- ☆71Updated 2 years ago
- ☆28Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆56Updated 3 years ago
- ☆18Updated 2 years ago
- ☆29Updated 3 weeks ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆20Updated last year
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆23Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago