Alternatives and similar repositories for BinaryCoP

Users that are interested in BinaryCoP are comparing it to the libraries listed below

• union-codesign / union
  ☆14Updated 3 years ago
• ucb-bar / dosa
  DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
  ☆15Updated 9 months ago
• ucb-bar / MoCA
  ☆28Updated 2 years ago
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆21Updated 2 years ago
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆56Updated 3 months ago
• cornell-zhang / allo-pldi24-artifact
  Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
  ☆28Updated last year
• Accelergy-Project / processing-in-memory-design
  ☆25Updated last year
• ttambe / AdaptivFloat
  Adaptive floating-point based numerical format for resilient deep learning
  ☆14Updated 3 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆47Updated 3 years ago
• he-actlab / polymath
  ☆21Updated 5 months ago
• microideax / T-DLA
  ☆19Updated 5 years ago
• ACADLab / SA-DS
  ☆12Updated last year
• ma3mool / goldeneye
  GoldenEye is a functional simulator with fault injection capabilities for common and emerging numerical formats, implemented for the PyTo…
  ☆25Updated 9 months ago
• maestro-project / confuciux
  ☆33Updated 3 years ago
• UCLA-VAST / heterohalide
  HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
  ☆15Updated 4 years ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆24Updated 8 months ago
• yzwangfeng / reram-synthesis
  A synthesis flow for hybrid processing-in-RRAM modes
  ☆12Updated 4 years ago
• heterosys / mlir-vitis
  📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.
  ☆14Updated 2 years ago
• GATECH-EIC / AutoDNNchip
  ☆71Updated 5 years ago
• da-steve101 / binary_connect_cifar
  An implementation of a BinaryConnect network for cifar10
  ☆11Updated 5 years ago
• Xilinx / hydra
  ☆13Updated 3 years ago
• GATECH-EIC / DNN-Chip-Predictor
  [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…
  ☆25Updated 2 years ago
• sarchlab / triosim
  ☆26Updated last month
• UCLA-VAST / AutoDSE
  ACM TODAES Best Paper Award, 2022
  ☆26Updated last year
• AlexMontgomerie / samo
  SAMO: Streaming Architecture Mapping Optimisation
  ☆34Updated last year
• UCLA-VAST / FlexCNN
  ☆72Updated 2 years ago
• synergy-noc-generators / Proteus
  ☆10Updated 2 years ago
• dovedevic / blimp
  A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.
  ☆18Updated 3 years ago
• microideax / Open-Dnn
  ☆29Updated 6 years ago
• priyanka-raina / dnn-accelerator
  ☆13Updated 5 years ago