Xilinx / logicnetsLinks
☆94Updated last year
Alternatives and similar repositories for logicnets
Users that are interested in logicnets are comparing it to the libraries listed below
Sorting:
- ☆58Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆81Updated last month
- Vitis HLS Library for FINN☆198Updated 3 weeks ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆86Updated last year
- PYNQ Composabe Overlays☆73Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆144Updated this week
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 7 months ago
- ☆40Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 2 months ago
- ☆71Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- ☆65Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆23Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆172Updated this week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆88Updated 5 months ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆132Updated last week
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆29Updated 6 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- ☆35Updated 3 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago