Xilinx / logicnetsLinks
Train and deploy LUT-based neural networks on FPGAs
☆106Updated last year
Alternatives and similar repositories for logicnets
Users that are interested in logicnets are comparing it to the libraries listed below
Sorting:
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆104Updated 3 weeks ago
- ☆65Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- ☆72Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆47Updated last year
- NeuraLUT-Assemble☆47Updated 5 months ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- ☆30Updated 6 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆180Updated 5 months ago
- ☆65Updated 9 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Updated 3 weeks ago
- ☆87Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- ☆22Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- Library of approximate arithmetic circuits☆61Updated 3 weeks ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆33Updated last year
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- Vitis HLS Library for FINN☆214Updated 3 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- ☆73Updated 7 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Next generation CGRA generator☆118Updated this week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆206Updated 5 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆69Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 6 years ago