Train and deploy LUT-based neural networks on FPGAs
☆111Jun 12, 2024Updated last year
Alternatives and similar repositories for logicnets
Users that are interested in logicnets are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NeuraLUT-Assemble☆48Aug 20, 2025Updated 7 months ago
- ☆22Sep 27, 2022Updated 3 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Feb 9, 2024Updated 2 years ago
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- ☆65May 6, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆20Mar 6, 2022Updated 4 years ago
- Vitis HLS Library for FINN☆218Feb 25, 2026Updated last month
- Dataflow QNN inference accelerator examples on FPGAs☆251Mar 10, 2026Updated last month
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆60Nov 23, 2021Updated 4 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated last year
- Residual Binarized Neural Network☆43Mar 30, 2018Updated 8 years ago
- ☆28Feb 21, 2018Updated 8 years ago
- Dataflow compiler for QNN inference on FPGAs☆970Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆103Jun 30, 2025Updated 9 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- TQT's pytorch implementation.☆21Dec 17, 2021Updated 4 years ago
- ☆35Sep 12, 2019Updated 6 years ago
- A tool for compression of lookup tables and generation of their hardware files in Verilog for RTL designs☆35Mar 30, 2025Updated last year
- PYNQ Composabe Overlays☆76Jun 17, 2024Updated last year
- ☆16Oct 29, 2021Updated 4 years ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆28Oct 6, 2025Updated 6 months ago
- ☆251Oct 13, 2020Updated 5 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Dec 6, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Brevitas: neural network quantization in PyTorch☆1,512Updated this week
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆363Oct 17, 2023Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆35Oct 4, 2023Updated 2 years ago
- ☆13Nov 29, 2024Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆99Oct 2, 2021Updated 4 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Dec 25, 2019Updated 6 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆64Nov 7, 2019Updated 6 years ago
- DPU on PYNQ☆246Aug 12, 2025Updated 7 months ago
- Board files to build Ultra 96 PYNQ image☆157Sep 14, 2025Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Pruning methods for pytorch with an optimizer-like interface☆15Apr 14, 2020Updated 5 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Mar 11, 2026Updated 3 weeks ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- ☆21Nov 18, 2022Updated 3 years ago