Xilinx / logicnetsLinks
Train and deploy LUT-based neural networks on FPGAs
☆99Updated last year
Alternatives and similar repositories for logicnets
Users that are interested in logicnets are comparing it to the libraries listed below
Sorting:
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated this week
- ☆60Updated 5 years ago
- ☆72Updated 2 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- NeuraLUT-Assemble☆41Updated 2 months ago
- ☆30Updated 6 years ago
- Vitis HLS Library for FINN☆208Updated 3 weeks ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 8 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- ☆63Updated 5 months ago
- Library of approximate arithmetic circuits☆55Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated 11 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- ☆22Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆87Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆284Updated 2 weeks ago
- Next generation CGRA generator☆115Updated this week
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year