Xilinx / logicnetsLinks
Train and deploy LUT-based neural networks on FPGAs
☆97Updated last year
Alternatives and similar repositories for logicnets
Users that are interested in logicnets are comparing it to the libraries listed below
Sorting:
- ☆58Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- ☆71Updated 2 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Vitis HLS Library for FINN☆202Updated 3 weeks ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 3 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆197Updated 5 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 8 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated last week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆23Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆147Updated this week
- ☆29Updated 6 years ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- ☆60Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated last month
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆65Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- ☆35Updated 3 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆128Updated last year
- PYNQ Composabe Overlays☆73Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago