Train and deploy LUT-based neural networks on FPGAs
☆107Jun 12, 2024Updated last year
Alternatives and similar repositories for logicnets
Users that are interested in logicnets are comparing it to the libraries listed below
Sorting:
- NeuraLUT-Assemble☆47Aug 20, 2025Updated 6 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Feb 9, 2024Updated 2 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- ☆65May 6, 2020Updated 5 years ago
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Apr 17, 2024Updated last year
- Vitis HLS Library for FINN☆215Updated this week
- TQT's pytorch implementation.☆21Dec 17, 2021Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Nov 23, 2021Updated 4 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆244Aug 26, 2025Updated 6 months ago
- ☆21Nov 18, 2022Updated 3 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 3 years ago
- Dataflow compiler for QNN inference on FPGAs☆942Feb 20, 2026Updated last week
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆361Oct 17, 2023Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- ☆35Sep 12, 2019Updated 6 years ago
- DPU on PYNQ☆243Aug 12, 2025Updated 6 months ago
- ☆16Oct 29, 2021Updated 4 years ago
- ☆28Feb 21, 2018Updated 8 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- ☆16Jan 20, 2021Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Nov 7, 2019Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Dec 25, 2019Updated 6 years ago
- ☆20Mar 6, 2022Updated 3 years ago
- ☆250Oct 13, 2020Updated 5 years ago
- Residual Binarized Neural Network☆43Mar 30, 2018Updated 7 years ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆28Oct 6, 2025Updated 4 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- Brevitas: neural network quantization in PyTorch☆1,488Updated this week
- Board files to build Ultra 96 PYNQ image☆157Sep 14, 2025Updated 5 months ago
- Improving Post Training Neural Quantization: Layer-wise Calibration and Integer Programming☆98Jun 10, 2021Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Oct 6, 2019Updated 6 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Feb 8, 2026Updated 3 weeks ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Oct 2, 2021Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year