☆19Sep 15, 2021Updated 4 years ago
Alternatives and similar repositories for 100GBE-PYNQ
Users that are interested in 100GBE-PYNQ are comparing it to the libraries listed below
Sorting:
- Board repo for the ZCU216 RFSOC☆32Jun 9, 2022Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆36Jan 24, 2023Updated 3 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆26Oct 29, 2021Updated 4 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆26Nov 21, 2024Updated last year
- ☆13Aug 14, 2023Updated 2 years ago
- Xilinx Alveo Graph Analytics Product repository☆14May 18, 2022Updated 3 years ago
- ☆13Jul 14, 2020Updated 5 years ago
- CNN based Deep Learning for Detecting COVID-19 from X-Ray images.The Deep Learning is deployed in AWS IoT GreenGrass with Xilinx ZCU104 …☆20Sep 7, 2020Updated 5 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆41Sep 9, 2024Updated last year
- Projects and Labs for the Parallel Programming for FPGAs book☆21Dec 3, 2025Updated 3 months ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆28Oct 6, 2025Updated 5 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 7, 2025Updated 5 months ago
- ☆24Dec 3, 2021Updated 4 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- Xilinx Hackathon 2017☆18May 15, 2023Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- ☆22Sep 27, 2022Updated 3 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 2 years ago
- An Agile Chisel-Based SoC Design Framework☆26Dec 29, 2021Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Nov 23, 2021Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 5 years ago
- Ryzen AI Dockerfiles for ML, Robotics and Development Environments☆68Mar 3, 2026Updated last week
- Python productivity for RFSoC platforms☆90Oct 31, 2025Updated 4 months ago
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated this week
- Virtual Radio Transport (VRT) (VITA-49)☆33Sep 18, 2013Updated 12 years ago
- pynq framework for antsdr☆37May 31, 2024Updated last year
- Kinematic and dynamic models of continuum and articulated soft robots.☆15Nov 22, 2025Updated 3 months ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Oct 7, 2025Updated 5 months ago
- 国产VU13P加速卡资料☆83Mar 17, 2025Updated 11 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Jun 29, 2022Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆43Jan 28, 2026Updated last month
- RFSoC Spectrum Analyser Module on PYNQ.☆90Jan 28, 2026Updated last month
- ☆11Sep 18, 2023Updated 2 years ago
- Plug & Play.☆47Nov 29, 2025Updated 3 months ago