JennySmith888 / 100GBE-PYNQ
☆19Updated 3 years ago
Alternatives and similar repositories for 100GBE-PYNQ:
Users that are interested in 100GBE-PYNQ are comparing it to the libraries listed below
- The Strathclyde RFSoC Studio Installer for PYNQ.☆31Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆21Updated 3 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆18Updated 5 months ago
- Board repo for the ZCU216 RFSOC☆27Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆26Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Python productivity for RFSoC platforms☆67Updated 11 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆48Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- PYNQ Composabe Overlays☆71Updated 10 months ago
- RFSoC Spectrum Analyser Module on PYNQ.☆77Updated 10 months ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆60Updated 4 years ago
- Networking Overlay on PYNQ☆48Updated 6 years ago
- understanding of cocotb (In Chinese Only)☆16Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆53Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆62Updated 6 months ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- 100G Udp Link For axi Stream☆12Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆36Updated last year
- 10G Low Latency Ethernet☆53Updated last year
- Ethernet switch implementation written in Verilog☆47Updated last year
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- Board files to build the ZCU111 PYNQ image☆18Updated 2 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆13Updated 2 years ago