JennySmith888 / 100GBE-PYNQLinks
☆19Updated 3 years ago
Alternatives and similar repositories for 100GBE-PYNQ
Users that are interested in 100GBE-PYNQ are comparing it to the libraries listed below
Sorting:
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆21Updated 7 months ago
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆24Updated 2 years ago
- Python productivity for RFSoC platforms☆76Updated this week
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- Networking Overlay on PYNQ☆49Updated 6 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆81Updated last year
- PYNQ Composabe Overlays☆73Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆14Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆69Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- understanding of cocotb (In Chinese Only)☆17Updated 2 weeks ago
- Board files to build the ZCU111 PYNQ image☆19Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆28Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆26Updated last week
- ☆12Updated 5 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆54Updated 6 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆102Updated last week
- Python interface to PCIE☆39Updated 7 years ago