necst / sdaccel_chisel_integrationLinks
Chisel Project for Integrating RTL code into SDAccel
☆17Updated 7 years ago
Alternatives and similar repositories for sdaccel_chisel_integration
Users that are interested in sdaccel_chisel_integration are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- ☆15Updated 3 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- ☆30Updated 3 weeks ago
- DASS HLS Compiler☆29Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- ☆27Updated 5 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Updated 9 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆17Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Updated 6 years ago
- ☆30Updated 6 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Architect's workbench☆10Updated 9 years ago
- ☆16Updated 7 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Updated 6 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 8 years ago