necst / sdaccel_chisel_integrationLinks
Chisel Project for Integrating RTL code into SDAccel
☆17Updated 7 years ago
Alternatives and similar repositories for sdaccel_chisel_integration
Users that are interested in sdaccel_chisel_integration are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- ☆16Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Template Repository for Xilinx HLS design flow☆12Updated 3 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated last month
- ☆27Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆21Updated 9 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- ☆36Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆21Updated 11 months ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- ☆30Updated 6 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- Fast Floating Point Operators for High Level Synthesis☆22Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆16Updated 7 years ago
- The official NaplesPU hardware code repository☆17Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- FPU Generator☆20Updated 4 years ago