necst / sdaccel_chisel_integrationLinks
Chisel Project for Integrating RTL code into SDAccel
☆17Updated 7 years ago
Alternatives and similar repositories for sdaccel_chisel_integration
Users that are interested in sdaccel_chisel_integration are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- CNN accelerator☆28Updated 8 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- ☆15Updated 3 years ago
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆20Updated 7 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- FPU Generator☆20Updated 4 years ago
- Fast Floating Point Operators for High Level Synthesis☆23Updated 2 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 6 years ago
- ☆16Updated 7 years ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 8 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆11Updated 7 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Updated 10 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago