Chisel Project for Integrating RTL code into SDAccel
☆17Jan 12, 2018Updated 8 years ago
Alternatives and similar repositories for sdaccel_chisel_integration
Users that are interested in sdaccel_chisel_integration are comparing it to the libraries listed below
Sorting:
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Image Registration on FPGAs☆21Aug 28, 2022Updated 3 years ago
- ☆10Jan 21, 2018Updated 8 years ago
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- LOGAN: High-Performance Multi-GPU X-Drop Long-Read Alignment.☆30Sep 23, 2022Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆34Sep 30, 2019Updated 6 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆19Jan 21, 2022Updated 4 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- Pruning methods for pytorch with an optimizer-like interface☆15Apr 14, 2020Updated 5 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Feb 4, 2025Updated last year
- ☆17Sep 20, 2023Updated 2 years ago
- Template Repository for Xilinx HLS design flow☆12Nov 18, 2021Updated 4 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- ☆16Oct 29, 2021Updated 4 years ago
- NeuraLUT-Assemble☆47Aug 20, 2025Updated 6 months ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Nov 7, 2019Updated 6 years ago
- Code for L0-ARM: Network Sparsification via Stochastic Binary Optimization☆15Oct 25, 2019Updated 6 years ago
- This repository contains the code for our recent paper `Minimal Random Code Learning: Getting Bits Back from Compressed Model Parameters'☆22Oct 12, 2018Updated 7 years ago
- spi memory controller☆22Jan 5, 2017Updated 9 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- A collection of Matplotlib and Seaborn recipes and utilities collected over years of colorful plot-making☆22Nov 17, 2023Updated 2 years ago
- ☆34Feb 17, 2026Updated last week
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆62Dec 3, 2021Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- FPGA Clock Configuration Device Driver for Linux☆32Dec 4, 2025Updated 2 months ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago