necst / sdaccel_chisel_integrationLinks
Chisel Project for Integrating RTL code into SDAccel
☆17Updated 7 years ago
Alternatives and similar repositories for sdaccel_chisel_integration
Users that are interested in sdaccel_chisel_integration are comparing it to the libraries listed below
Sorting:
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 7 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 7 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 5 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- ☆29Updated last month
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆19Updated 6 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- ☆36Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆27Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- ☆16Updated 7 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago