necst / sdaccel_chisel_integration
Chisel Project for Integrating RTL code into SDAccel
☆17Updated 7 years ago
Alternatives and similar repositories for sdaccel_chisel_integration:
Users that are interested in sdaccel_chisel_integration are comparing it to the libraries listed below
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- ☆28Updated 5 years ago
- ☆16Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 8 years ago
- CNN accelerator☆28Updated 7 years ago
- ☆35Updated 3 years ago
- Template Repository for Xilinx HLS design flow☆12Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- ☆8Updated last year
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- ☆14Updated 2 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆24Updated 2 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆33Updated last month
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 8 months ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆18Updated 7 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago