shashank-agg / octorayLinks
☆10Updated 4 years ago
Alternatives and similar repositories for octoray
Users that are interested in octoray are comparing it to the libraries listed below
Sorting:
- ☆30Updated 6 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last month
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆23Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆63Updated 6 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 6 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 3 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ☆17Updated 3 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆16Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆64Updated 2 weeks ago
- ☆13Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆100Updated last year
- ☆72Updated 2 years ago
- ☆22Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆23Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆24Updated 4 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- Algorithmic C Machine Learning Library☆26Updated 10 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago