shashank-agg / octoray
☆9Updated 3 years ago
Related projects: ⓘ
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 3 weeks ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆27Updated 10 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆19Updated last week
- ☆27Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- RISC-V ISA based 32-bit processor written in HLS☆15Updated 4 years ago
- Fast Floating Point Operators for High Level Synthesis☆16Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Updated 6 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆13Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆47Updated last year
- ☆11Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆18Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- OpenDesign Flow Database☆15Updated 5 years ago
- ☆21Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆32Updated 6 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆13Updated 9 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆29Updated last month
- FPGA acceleration of arbitrary precision floating point computations.☆34Updated 2 years ago
- Hybrid Threading Tool Set☆14Updated 3 years ago
- ☆11Updated last month
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆19Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- ☆16Updated 2 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago