shashank-agg / octorayLinks
☆10Updated 4 years ago
Alternatives and similar repositories for octoray
Users that are interested in octoray are comparing it to the libraries listed below
Sorting:
- Algorithmic C Machine Learning Library☆25Updated 6 months ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated last month
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated 3 weeks ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 10 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- ☆27Updated 7 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆16Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆4Updated 4 years ago
- ☆58Updated 5 years ago
- ☆29Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- ☆15Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆23Updated 8 months ago