awai54st / LUTNet
☆55Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for LUTNet
- ☆70Updated last year
- ☆69Updated 4 years ago
- ☆83Updated 5 months ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆20Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Library of approximate arithmetic circuits☆51Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- ☆32Updated 5 years ago
- A DSL for Systolic Arrays☆78Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆42Updated 6 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆44Updated 9 months ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- Approximate layers - TensorFlow extension☆26Updated 6 months ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- ☆40Updated 4 years ago
- Verilog implementation of Softmax function☆48Updated 2 years ago
- ☆60Updated 5 years ago
- ☆27Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago