awai54st / LUTNetLinks
☆60Updated 5 years ago
Alternatives and similar repositories for LUTNet
Users that are interested in LUTNet are comparing it to the libraries listed below
Sorting:
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- ☆72Updated 2 years ago
- ☆23Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- NeuraLUT-Assemble☆41Updated last month
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- ☆71Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- A DSL for Systolic Arrays☆81Updated 6 years ago
- ☆35Updated 6 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- ☆68Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated last week
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- Library of approximate arithmetic circuits☆55Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆30Updated 6 years ago
- Verilog implementation of Softmax function☆70Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- ☆37Updated 6 months ago