☆69May 6, 2020Updated 6 years ago
Alternatives and similar repositories for LUTNet
Users that are interested in LUTNet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆22Sep 27, 2022Updated 4 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆60Feb 9, 2024Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆124Jun 12, 2024Updated 2 years ago
- Residual Binarized Neural Network☆43Mar 30, 2018Updated 8 years ago
- NeuraLUT-Assemble☆55Aug 20, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 23, 2026Updated last week
- DASS HLS Compiler☆30Oct 4, 2023Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆99Oct 2, 2021Updated 5 years ago
- The implementation of E3DNet☆16Jun 4, 2019Updated 7 years ago
- Kratos: An FPGA Benchmark for Unrolled Deep Neural Networks with Fine-Grained Sparsity and Mixed Precision☆12Jan 19, 2026Updated 9 months ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Static Block Floating Point Quantization for CNN☆38Jun 9, 2021Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆151Dec 25, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆48May 4, 2024Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 3 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆392Jan 20, 2025Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆452Dec 2, 2019Updated 6 years ago
- PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs☆11Apr 22, 2026Updated 6 months ago
- Vitis HLS Library for FINN☆229Oct 19, 2026Updated last week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- ☆11Mar 11, 2025Updated last year
- Provides Spatial with front-end support from popular machine learning frameworks☆34Sep 30, 2019Updated 7 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 10 months ago
- Dataflow compiler for QNN inference on FPGAs☆1,086Updated this week
- ☆20Mar 21, 2023Updated 3 years ago
- ReducedLUT: Table Decomposition with "Don't Care" Conditions [FPGA'25]☆36Mar 30, 2025Updated last year
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆183Aug 12, 2025Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆42May 17, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Jun 22, 2022Updated 4 years ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆182Jul 20, 2019Updated 7 years ago
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆107Sep 27, 2024Updated 2 years ago
- ☆19Jan 22, 2025Updated last year
- Official implementation of the ICLR'25 paper "QERA: an Analytical Framework for Quantization Error Reconstruction".☆14Feb 4, 2025Updated last year