awai54st / LUTNetLinks
☆64Updated 5 years ago
Alternatives and similar repositories for LUTNet
Users that are interested in LUTNet are comparing it to the libraries listed below
Sorting:
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆56Updated last year
- ☆22Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆109Updated last year
- ☆72Updated 2 years ago
- NeuraLUT-Assemble☆46Updated 4 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆35Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆147Updated 6 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 10 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆71Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 5 years ago
- ☆39Updated last week
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆19Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆101Updated 2 weeks ago
- ☆25Updated 3 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Library of approximate arithmetic circuits☆61Updated 3 years ago
- Verilog implementation of Softmax function☆78Updated 3 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated last year
- Residual Binarized Neural Network☆43Updated 7 years ago