awai54st / LUTNetLinks
☆64Updated 5 years ago
Alternatives and similar repositories for LUTNet
Users that are interested in LUTNet are comparing it to the libraries listed below
Sorting:
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- ☆72Updated 2 years ago
- NeuraLUT-Assemble☆46Updated 4 months ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆22Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 10 months ago
- ☆71Updated 5 years ago
- ☆35Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Updated 6 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆96Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Library of approximate arithmetic circuits☆61Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Systolic-array based Deep Learning Accelerator generator☆27Updated 5 years ago
- ☆32Updated 9 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆102Updated last week
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 5 years ago