Alternatives and similar repositories for openwifi

Users that are interested in openwifi are comparing it to the libraries listed below

• open-sdr / openwifi-hw
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
  ☆789Updated this week
• jhshi / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆433Updated 2 years ago
• srsran / srsRAN_4G
  Open source SDR 4G software suite from Software Radio Systems (SRS) https://docs.srsran.com/projects/4g
  ☆3,777Updated 7 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,744Updated this week
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆2,015Updated last year
• Nuand / bladeRF-wiphy
  bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem
  ☆435Updated last year
• kangyuzhe666 / ZYNQ7010-7020_AD9363
  基于ZYNQ+AD9363的开源SDR硬件
  ☆521Updated 3 years ago
• EttusResearch / uhd
  The USRP™ Hardware Driver Repository
  ☆1,144Updated last week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,881Updated 2 months ago
• bastibl / gr-ieee802-11
  IEEE 802.11 a/g/p Transceiver
  ☆821Updated 3 months ago
• lowRISC / opentitan
  OpenTitan: Open source silicon root of trust
  ☆2,971Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,692Updated last year
• JiaoXianjun / BTLE
  Bluetooth Low Energy (BLE) packet sniffer and transmitter for both standard and non standard (raw bit) based on Software Defined Radio (S…
  ☆830Updated this week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,512Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,409Updated 2 months ago
• analogdevicesinc / linux
  Linux kernel variant from Analog Devices; see README.md for details
  ☆542Updated this week
• XUANTIE-RV / wujian100_open
  IC design and development should be faster，simpler and more reliable
  ☆1,970Updated 3 years ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,701Updated 7 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,466Updated last month
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,767Updated 4 years ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,622Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,852Updated this week
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,843Updated last month
• Nuand / bladeRF
  bladeRF USB 3.0 Superspeed Software Defined Radio Source Code
  ☆1,230Updated 2 months ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,556Updated 3 weeks ago
• srsran / srsRAN_Project
  Open source O-RAN 5G CU/DU solution from Software Radio Systems (SRS) https://docs.srsran.com/projects/project
  ☆871Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,073Updated this week
• greatscottgadgets / luna
  Amaranth HDL framework for monitoring, hacking, and developing USB devices
  ☆1,054Updated last month
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,645Updated 3 months ago
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,121Updated 10 months ago