open-sdr / openwifi
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
☆4,018Updated last month
Alternatives and similar repositories for openwifi:
Users that are interested in openwifi are comparing it to the libraries listed below
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆725Updated 2 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆396Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆1,801Updated 7 months ago
- Build your hardware, easily!☆3,156Updated this week
- HDL libraries and projects☆1,584Updated this week
- bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem☆404Updated 10 months ago
- Open source SDR 4G software suite from Software Radio Systems (SRS) https://docs.srsran.com/projects/4g☆3,594Updated last week
- The USRP™ Hardware Driver Repository☆1,043Updated this week
- GPGPU microprocessor architecture☆2,045Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,351Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,206Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,665Updated this week
- SERV - The SErial RISC-V CPU☆1,481Updated 2 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆2,686Updated 9 months ago
- 基于ZYNQ+AD9363的开源SDR硬件☆454Updated 2 years ago
- Scala based HDL☆1,721Updated this week
- Verilog Ethernet components for FPGA implementation☆2,427Updated 7 months ago
- The RIFFA development repository☆799Updated 8 months ago
- Scots Army Knife for electronics☆1,954Updated last week
- Universal utility for programming FPGA☆1,266Updated this week
- Open source O-RAN 5G CU/DU solution from Software Radio Systems (SRS) https://docs.srsran.com/projects/project☆675Updated last week
- A modern hardware definition language and toolchain based on Python☆1,632Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,282Updated 7 months ago
- IEEE 802.11 a/g/p Transceiver☆774Updated 6 months ago
- Wi-Fi 经典协议书籍☆54Updated 2 years ago
- RISC-V Open Source Supervisor Binary Interface☆1,117Updated this week
- Send video/audio over HDMI on an FPGA☆1,127Updated last year
- Chisel: A Modern Hardware Design Language☆4,151Updated this week
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆106Updated last year
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,374Updated this week