Alternatives and similar repositories for openwifi:

Users that are interested in openwifi are comparing it to the libraries listed below

• open-sdr / openwifi-hw
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
  ☆753Updated this week
• jhshi / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆413Updated 2 years ago
• srsran / srsRAN_4G
  Open source SDR 4G software suite from Software Radio Systems (SRS) https://docs.srsran.com/projects/4g
  ☆3,667Updated 3 months ago
• Nuand / bladeRF-wiphy
  bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem
  ☆414Updated last year
• kangyuzhe666 / ZYNQ7010-7020_AD9363
  基于ZYNQ+AD9363的开源SDR硬件
  ☆482Updated 2 years ago
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,873Updated 10 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,638Updated this week
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,154Updated last year
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,395Updated 3 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,299Updated this week
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,486Updated 7 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,756Updated 2 weeks ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,465Updated 10 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,764Updated last month
• EttusResearch / uhd
  The USRP™ Hardware Driver Repository
  ☆1,077Updated 3 weeks ago
• bastibl / gr-ieee802-11
  IEEE 802.11 a/g/p Transceiver
  ☆795Updated 2 months ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,293Updated this week
• EttusResearch / fpga
  The USRP™ Hardware Driver FPGA Repository
  ☆285Updated 3 years ago
• open-sdr / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆112Updated last month
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,542Updated 2 months ago
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,074Updated 6 months ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆945Updated 2 weeks ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,455Updated this week
• openFPGA666 / FpgaGuide
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆552Updated 2 years ago
• JiaoXianjun / openwifi
  Free open source Wi-Fi project
  ☆22Updated last year
• KastnerRG / riffa
  The RIFFA development repository
  ☆826Updated 11 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,279Updated last year
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,576Updated this week
• lowRISC / opentitan
  OpenTitan: Open source silicon root of trust
  ☆2,804Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,283Updated last year