open-sdr / openwifi
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
☆4,106Updated 2 weeks ago
Alternatives and similar repositories for openwifi:
Users that are interested in openwifi are comparing it to the libraries listed below
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆746Updated 2 weeks ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆409Updated 2 years ago
- bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem☆414Updated last year
- 基于ZYNQ+AD9363的开源SDR硬件☆477Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,280Updated last week
- Bluetooth Low Energy (BLE) packet sniffer and transmitter for both standard and non standard (raw bit) based on Software Defined Radio (S…☆787Updated 5 months ago
- Build your hardware, easily!☆3,263Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,862Updated last week
- A small, light weight, RISC CPU soft core☆1,378Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,729Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,422Updated 9 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,817Updated this week
- GPGPU microprocessor architecture☆2,064Updated 5 months ago
- Open source FPGA-based NIC and platform for in-network compute☆1,858Updated 9 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,065Updated last month
- HDL libraries and projects☆1,625Updated this week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,438Updated this week
- Scots Army Knife for electronics☆1,976Updated last week
- SERV - The SErial RISC-V CPU☆1,559Updated last month
- Scala based HDL☆1,770Updated this week
- The Ultra-Low Power RISC-V Core☆1,467Updated 6 months ago
- A very simple and easy to understand RISC-V core.☆1,214Updated last year
- Amaranth HDL framework for monitoring, hacking, and developing USB devices☆1,018Updated last month
- Chisel: A Modern Hardware Design Language☆4,239Updated this week
- OpenTitan: Open source silicon root of trust☆2,776Updated this week
- Must-have verilog systemverilog modules☆1,760Updated last week
- Yosys Open SYnthesis Suite☆3,747Updated this week
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,729Updated last week
- IC design and development should be faster,simpler and more reliable☆1,921Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆2,507Updated last month