open-sdr / openwifi
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
☆3,884Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for openwifi
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆701Updated 11 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆377Updated last year
- bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem☆394Updated 7 months ago
- Open source FPGA-based NIC and platform for in-network compute☆1,716Updated 4 months ago
- 基于ZYNQ+AD9363的开源SDR硬件☆423Updated 2 years ago
- The USRP™ Hardware Driver Repository☆1,001Updated last week
- IEEE 802.11 a/g/p Transceiver☆752Updated 3 months ago
- Linux kernel variant from Analog Devices; see README.md for details☆449Updated this week
- Send video/audio over HDMI on an FPGA☆1,094Updated 9 months ago
- IC design and development should be faster,simpler and more reliable☆1,869Updated 2 years ago
- PlutoSDR Firmware☆328Updated last month
- Open source SDR 4G software suite from Software Radio Systems (SRS) https://docs.srsran.com/projects/4g☆3,484Updated 5 months ago
- HDL libraries and projects☆1,529Updated this week
- Bluetooth Low Energy (BLE) packet sniffer and transmitter for both standard and non standard (raw bit) based on Software Defined Radio (S…☆734Updated 2 weeks ago
- GNU Radio – the Free and Open Software Radio Ecosystem☆5,140Updated this week
- The official Linux kernel from Xilinx☆1,362Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,514Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,634Updated 3 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,124Updated last week
- A small, light weight, RISC CPU soft core☆1,305Updated last month
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆103Updated 11 months ago
- Free open source Wi-Fi project☆19Updated last year
- Build your hardware, easily!☆3,013Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆850Updated 2 weeks ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,291Updated this week
- The USRP™ Hardware Driver FPGA Repository☆265Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,155Updated 4 months ago
- low cost software radio platform☆6,609Updated last week
- Software drivers in C for systems without an operating system☆967Updated this week
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,597Updated last week