open-sdr / openwifiLinks
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
☆4,314Updated 3 weeks ago
Alternatives and similar repositories for openwifi
Users that are interested in openwifi are comparing it to the libraries listed below
Sorting:
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆785Updated last month
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆433Updated 2 years ago
- Open source SDR 4G software suite from Software Radio Systems (SRS) https://docs.srsran.com/projects/4g☆3,765Updated 7 months ago
- The USRP™ Hardware Driver Repository☆1,135Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆1,997Updated last year
- 基于ZYNQ+AD9363的开源SDR硬件☆521Updated 2 years ago
- bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem☆433Updated last year
- Open source O-RAN 5G CU/DU solution from Software Radio Systems (SRS) https://docs.srsran.com/projects/project☆848Updated last month
- HDL libraries and projects☆1,727Updated this week
- Bluetooth Low Energy (BLE) packet sniffer and transmitter for both standard and non standard (raw bit) based on Software Defined Radio (S…☆817Updated last week
- Verilog Ethernet components for FPGA implementation☆2,677Updated 6 months ago
- IEEE 802.11 a/g/p Transceiver☆819Updated 2 months ago
- Build your hardware, easily!☆3,469Updated this week
- GNU Radio IEEE 802.11a/g/n/ac transmitter and receiver.☆24Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,394Updated last month
- Wi-Fi 经典协议书籍☆103Updated 3 years ago
- IC design and development should be faster,simpler and more reliable☆1,969Updated 3 years ago
- Linux kernel variant from Analog Devices; see README.md for details☆535Updated this week
- The RIFFA development repository☆845Updated last year
- A small, light weight, RISC CPU soft core☆1,454Updated 3 weeks ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆119Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,861Updated 2 months ago
- Must-have verilog systemverilog modules☆1,832Updated last month
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,753Updated 4 years ago
- The official Linux kernel from Xilinx☆1,469Updated last week
- Scala based HDL☆1,843Updated this week
- Free open source Wi-Fi project☆23Updated last year
- Digital timing diagram rendering engine☆3,238Updated last month
- Amaranth HDL framework for monitoring, hacking, and developing USB devices☆1,049Updated 2 weeks ago
- Verilog PCI express components☆1,418Updated last year