open-sdr / openwifiLinks
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
☆4,179Updated this week
Alternatives and similar repositories for openwifi
Users that are interested in openwifi are comparing it to the libraries listed below
Sorting:
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆758Updated 3 weeks ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆417Updated 2 years ago
- Build your hardware, easily!☆3,346Updated this week
- bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem☆417Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,513Updated 11 months ago
- 基于ZYNQ+AD9363的开源SDR硬件☆492Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,410Updated 4 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,782Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,332Updated 2 weeks ago
- Open source SDR 4G software suite from Software Radio Systems (SRS) https://docs.srsran.com/projects/4g☆3,682Updated 4 months ago
- Open source FPGA-based NIC and platform for in-network compute☆1,898Updated 11 months ago
- OpenTitan: Open source silicon root of trust☆2,841Updated this week
- Send video/audio over HDMI on an FPGA☆1,168Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-V☆2,812Updated 3 months ago
- GPGPU microprocessor architecture☆2,083Updated 6 months ago
- Universal utility for programming FPGA☆1,347Updated this week
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,774Updated this week
- SERV - The SErial RISC-V CPU☆1,593Updated this week
- IEEE 802.11 a/g/p Transceiver☆802Updated 3 months ago
- Scala based HDL☆1,796Updated last week
- GNU Radio – the Free and Open Software Radio Ecosystem☆5,483Updated this week
- A modern hardware definition language and toolchain based on Python☆1,706Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆3,848Updated this week
- Rocket Chip Generator☆3,458Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆2,930Updated this week
- OpenXuantie - OpenC910 Core☆1,274Updated 11 months ago
- The USRP™ Hardware Driver Repository☆1,090Updated last week
- Digital timing diagram rendering engine☆3,172Updated 4 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆957Updated last month
- HDL libraries and projects☆1,662Updated this week