open-sdr / openwifi

Related projects ⓘ

Alternatives and complementary repositories for openwifi

• open-sdr / openwifi-hw
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
  ☆698Updated 11 months ago
• jhshi / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆375Updated last year
• Nuand / bladeRF-wiphy
  bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem
  ☆391Updated 6 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,115Updated 3 weeks ago
• kangyuzhe666 / ZYNQ7010-7020_AD9363
  基于ZYNQ+AD9363的开源SDR硬件
  ☆420Updated 2 years ago
• EttusResearch / uhd
  The USRP™ Hardware Driver Repository
  ☆995Updated this week
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,703Updated 4 months ago
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,091Updated 9 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,505Updated 2 weeks ago
• srsran / srsRAN_4G
  Open source SDR 4G software suite from Software Radio Systems (SRS) https://docs.srsran.com/projects/4g
  ☆3,478Updated 4 months ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆2,992Updated this week
• bastibl / gr-ieee802-11
  IEEE 802.11 a/g/p Transceiver
  ☆751Updated 2 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,300Updated 3 weeks ago
• JiaoXianjun / BTLE
  Bluetooth Low Energy (BLE) packet sniffer and transmitter for both standard and non standard (raw bit) based on Software Defined Radio (S…
  ☆733Updated this week
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,523Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,487Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,543Updated this week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,251Updated last week
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,570Updated 3 weeks ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,136Updated 4 months ago
• GlasgowEmbedded / glasgow
  Scots Army Knife for electronics
  ☆1,920Updated this week
• steveicarus / iverilog
  Icarus Verilog
  ☆2,853Updated last week
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,649Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,663Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,278Updated this week
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆3,983Updated this week
• KastnerRG / riffa
  The RIFFA development repository
  ☆774Updated 4 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,305Updated 2 weeks ago
• analogdevicesinc / linux
  Linux kernel variant from Analog Devices; see README.md for details
  ☆446Updated this week
• JiaoXianjun / openwifi
  Free open source Wi-Fi project
  ☆19Updated 11 months ago