baloneymath / AncstrGNN
☆15Updated 3 years ago
Alternatives and similar repositories for AncstrGNN:
Users that are interested in AncstrGNN are comparing it to the libraries listed below
- Analog Placement Quality Prediction☆20Updated last year
- Artificial Netlist Generator☆35Updated 9 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆11Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 4 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆43Updated last year
- just checking☆14Updated 2 years ago
- ☆18Updated 6 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆25Updated 2 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- ☆13Updated 8 months ago
- ☆29Updated last year
- ☆17Updated 2 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- ☆51Updated 3 years ago
- ☆28Updated 3 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- ☆24Updated last year
- ☆28Updated 3 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- awesome-Analog-IC-Design-Automation☆30Updated last year
- DATC Robust Design Flow.☆37Updated 4 years ago
- Circuit release of the MAGICAL project☆30Updated 5 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆32Updated this week
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 4 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆21Updated 2 years ago
- ☆28Updated last year
- ☆27Updated last year
- DATC RDF☆49Updated 4 years ago
- VLSI EDA Global Router☆70Updated 6 years ago