baloneymath / AncstrGNNLinks
☆18Updated 4 years ago
Alternatives and similar repositories for AncstrGNN
Users that are interested in AncstrGNN are comparing it to the libraries listed below
Sorting:
- Analog Placement Quality Prediction☆25Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆88Updated last year
- Artificial Netlist Generator☆46Updated last year
- ☆18Updated 3 years ago
- ☆73Updated 3 months ago
- just checking☆20Updated 3 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Updated 2 years ago
- ☆31Updated 2 years ago
- Machine Generated Analog IC Layout☆267Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆75Updated 6 months ago
- Analog and mixed-signal automatic placer☆12Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆44Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- ☆26Updated last year
- ☆61Updated 4 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Updated last year
- ☆17Updated last year
- ☆29Updated 2 years ago
- ☆32Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Updated last year
- ☆31Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 6 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆61Updated 7 months ago
- GNN-RE datasets for circuit recognition☆56Updated 2 years ago
- The release for ICML 2023 paper☆52Updated last year
- RePlAce global placement tool☆246Updated 5 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Updated 4 years ago
- Timing prediction dataset download and instructions.☆17Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago