baloneymath / AncstrGNN
☆16Updated 3 years ago
Alternatives and similar repositories for AncstrGNN:
Users that are interested in AncstrGNN are comparing it to the libraries listed below
- Analog Placement Quality Prediction☆21Updated 2 years ago
- Artificial Netlist Generator☆38Updated last year
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆13Updated 2 years ago
- Analog and mixed-signal automatic placer☆11Updated 2 years ago
- just checking☆15Updated 2 years ago
- ☆16Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆73Updated 8 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆53Updated last month
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 8 months ago
- ☆38Updated last week
- awesome-Analog-IC-Design-Automation☆34Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆36Updated 6 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆46Updated 3 months ago
- ☆24Updated last year
- ☆54Updated 4 years ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- GNN-RE datasets for circuit recognition☆45Updated last year
- ☆29Updated last year
- ☆31Updated 3 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆38Updated 2 months ago
- ☆13Updated 6 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆12Updated 3 years ago
- ☆26Updated 10 months ago
- ☆22Updated 5 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆22Updated 2 years ago
- ☆14Updated 11 months ago