baloneymath / AncstrGNNLinks
☆16Updated 4 years ago
Alternatives and similar repositories for AncstrGNN
Users that are interested in AncstrGNN are comparing it to the libraries listed below
Sorting:
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 10 months ago
- Artificial Netlist Generator☆39Updated last year
- just checking☆16Updated 2 years ago
- Analog and mixed-signal automatic placer☆11Updated 2 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- ☆48Updated 3 weeks ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- ☆16Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- ☆31Updated 3 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆56Updated 3 months ago
- ☆56Updated 4 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆42Updated 7 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- ☆29Updated last year
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Updated 4 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆50Updated 5 months ago
- ☆61Updated 3 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 9 months ago
- GNN-RE datasets for circuit recognition☆47Updated 2 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- ☆15Updated last year
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- awesome-Analog-IC-Design-Automation☆37Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last week
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- A Design Rule Checker with GPU Acceleration☆51Updated last year