CRAFT-THU / ActiveNLinks
RISC-V-based many-core neuromorphic architecture
☆13Updated 4 months ago
Alternatives and similar repositories for ActiveN
Users that are interested in ActiveN are comparing it to the libraries listed below
Sorting:
- Wrappers for open source FPU hardware implementations.☆35Updated 3 weeks ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Updated 3 years ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆23Updated 4 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- ☆17Updated 8 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 11 months ago
- Lower chisel memories to SRAM macros☆12Updated last year
- The 'missing header' for Chisel☆22Updated 9 months ago
- EDA wiki☆53Updated 2 years ago
- Asynchronous semantics for architectural simulation and synthesis.☆60Updated last week
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- CamJ: an energy modeling and system-level exploration framework for in-sensor visual computing☆23Updated 2 years ago
- ☆89Updated last week
- Microarchitecture diagrams of several CPUs☆44Updated this week
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- Run Rocket Chip on VCU128☆30Updated 2 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Updated 8 months ago
- CGRA framework with vectorization support.☆41Updated last week
- chipyard in mill :P☆77Updated 2 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆29Updated 4 months ago
- For CPU experiment☆14Updated 4 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆52Updated this week
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆45Updated 11 months ago
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆31Updated 4 years ago
- ☆52Updated 11 months ago
- Using e-graphs for logic synthesis☆28Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated last week