HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Levels Synthesis Design Tasks
☆21Jul 30, 2026Updated last week
Alternatives and similar repositories for hls-eval
Users that are interested in hls-eval are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆16May 22, 2025Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆56Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆77Dec 19, 2025Updated 7 months ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆33Dec 13, 2023Updated 2 years ago
- ☆53Dec 10, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 10 months ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆22May 11, 2026Updated 2 months ago
- Large-scale medical image processing and reconstruction toolbox☆18Feb 13, 2024Updated 2 years ago
- ☆21Oct 27, 2022Updated 3 years ago
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆23Jan 28, 2026Updated 6 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆72Aug 1, 2025Updated last year
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆56Jun 4, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 4 years ago
- FPGA version of Rodinia in HLS C/C++☆44Dec 24, 2020Updated 5 years ago
- ☆18Mar 7, 2019Updated 7 years ago
- LLM Agent for Hardware Description Language☆23Jun 7, 2025Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆208Nov 14, 2021Updated 4 years ago
- Distributed Graph Database Server☆21Jul 27, 2026Updated last week
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- CODO: An Automated Compiler for Comprehensive Dataflow Optimization☆35Jun 3, 2026Updated 2 months ago
- ☆24May 8, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A comprehensive benchmark for AI-aided chip design☆36Jul 20, 2026Updated 2 weeks ago
- TDC1000 and TDC7200 communication driver☆10Feb 22, 2023Updated 3 years ago
- Distributed SDDMM Kernel☆13Jul 8, 2022Updated 4 years ago
- ☆15May 23, 2024Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆32Jul 24, 2025Updated last year
- ☆17Mar 26, 2025Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆46Apr 10, 2026Updated 3 months ago
- ☆22Jul 7, 2026Updated 3 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆13Nov 8, 2025Updated 8 months ago
- Matlab mex wrappers to cuSPARSE (NVIDIA)☆11Dec 10, 2025Updated 7 months ago
- This repository contains the code for our recent paper `Minimal Random Code Learning: Getting Bits Back from Compressed Model Parameters'☆22Oct 12, 2018Updated 7 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆47May 29, 2025Updated last year
- SoapySDR Red Pitaya module☆10Oct 9, 2025Updated 9 months ago
- a derivative of Lar's Arduino GPSDO☆11Jun 5, 2026Updated 2 months ago
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 7 months ago