rubenvanstaden / spiraLinks
Parameterized verification framework (PCells, DRC, LVS) for Superconducting and Quantum Electronics.
☆18Updated 6 years ago
Alternatives and similar repositories for spira
Users that are interested in spira are comparing it to the libraries listed below
Sorting:
- RSFQ cell library☆43Updated 2 years ago
- Zero PDK: python-based support for open source PDKs☆27Updated 2 years ago
- Superconductor Circuit Simulator☆97Updated 3 weeks ago
- C++ library and command-line utility for reading GDSII geometry files☆50Updated 5 years ago
- ☆94Updated 6 years ago
- ☆28Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆127Updated 2 years ago
- Hardware Description Library☆88Updated 8 months ago
- An open multiple patterning framework☆81Updated last year
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆178Updated last month
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- Python library to handle GDS version 2 (GDS2 or GDSII) data☆12Updated 7 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 10 months ago
- Showcase examples for EPFL logic synthesis libraries☆201Updated last year
- A Design Rule Checker with GPU Acceleration☆58Updated 2 years ago
- Inter-process control for klayout☆13Updated last year
- PACT: A Parallel Compact Thermal Simulator☆64Updated 3 months ago
- Tools for working with circuits as graphs in python☆126Updated 2 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14Updated 11 years ago
- skywater 130nm pdk☆39Updated 2 weeks ago
- A python framework for EDA applications.☆37Updated 14 years ago
- The Berkeley Model and Algorithm Prototyping Platform☆21Updated last year
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆29Updated 5 years ago
- A simple but powerful Python package for creating photolithography masks in the GDSII format.☆95Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆126Updated last week
- Automatic generation of real number models from analog circuits☆47Updated last year
- Simple and most probably incomplete parser for spectre netlists☆14Updated 9 years ago
- Verilog-A simulation models☆90Updated last month
- Qrouter detail router for digital ASIC designs☆57Updated last month
- ☆107Updated 6 years ago