rubenvanstaden / spira
Parameterized verification framework (PCells, DRC, LVS) for Superconducting and Quantum Electronics.
☆16Updated 5 years ago
Alternatives and similar repositories for spira:
Users that are interested in spira are comparing it to the libraries listed below
- Superconductor Circuit Simulator☆84Updated this week
- RSFQ cell library☆37Updated 2 years ago
- Zero PDK: python-based support for open source PDKs☆26Updated 2 years ago
- C++ library to create and read GDSII file☆22Updated 8 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆117Updated last year
- Interchange formats for chip design.☆29Updated this week
- skywater 130nm pdk☆27Updated last week
- Parsing and generating popular formats of circuit netlist☆32Updated 2 years ago
- Hardware Description Library☆79Updated last month
- Python library for KLayout (https://www.klayout.de/)☆24Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- C++ library and command-line utility for reading GDSII geometry files☆45Updated 4 years ago
- Qrouter detail router for digital ASIC designs☆56Updated 5 months ago
- Verilog-A implementation of MOSFET model BSIM4.8☆12Updated 5 years ago
- Inter-process control for klayout☆13Updated last year
- The Berkeley Model and Algorithm Prototyping Platform☆17Updated 3 months ago
- ☆22Updated 4 years ago
- Easy access to OpenSource TCAD Tools☆37Updated 2 years ago
- BAG framework☆40Updated 8 months ago
- The Berkeley Photonics Generator (BPG) is a Python framework that enables the generation and simulation of photonics layout☆36Updated 7 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆114Updated 2 weeks ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- Open source process design kit for 28nm open process☆51Updated 11 months ago
- UBC Siepic Ebeam PDK from edx course☆27Updated last week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆100Updated 2 months ago
- AIB Generator: Analog hardware compiler for AIB PHY☆32Updated 4 years ago
- ☆39Updated last year
- Python library to handle GDS version 2 (GDS2 or GDSII) data☆12Updated 6 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago