rubenvanstaden / spiraLinks
Parameterized verification framework (PCells, DRC, LVS) for Superconducting and Quantum Electronics.
☆16Updated 5 years ago
Alternatives and similar repositories for spira
Users that are interested in spira are comparing it to the libraries listed below
Sorting:
- RSFQ cell library☆39Updated 2 years ago
- Superconductor Circuit Simulator☆90Updated 2 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆125Updated 2 years ago
- C++ library and command-line utility for reading GDSII geometry files☆48Updated 4 years ago
- Zero PDK: python-based support for open source PDKs☆27Updated 2 years ago
- Hardware Description Library☆82Updated 5 months ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆174Updated 2 weeks ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Updated 7 months ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated last year
- ☆93Updated 6 years ago
- An open multiple patterning framework☆79Updated last year
- Interchange formats for chip design.☆32Updated 4 months ago
- Tools for working with circuits as graphs in python☆124Updated last year
- The Berkeley Model and Algorithm Prototyping Platform☆20Updated 9 months ago
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆122Updated 2 weeks ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆27Updated 5 years ago
- skywater 130nm pdk☆36Updated last week
- A Design Rule Checker with GPU Acceleration☆56Updated 2 years ago
- Showcase examples for EPFL logic synthesis libraries☆197Updated last year
- Qrouter detail router for digital ASIC designs☆56Updated 5 months ago
- ☆41Updated 2 years ago
- Parsing and generating popular formats of circuit netlist☆36Updated 2 years ago
- ☆27Updated last year
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆14Updated 5 years ago
- Python library to handle GDS version 2 (GDS2 or GDSII) data☆12Updated 7 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆12Updated 11 years ago
- SMT-based-STDCELL-Layout-Generator☆18Updated 3 years ago
- ☆22Updated 4 years ago