rubenvanstaden / spiraLinks
Parameterized verification framework (PCells, DRC, LVS) for Superconducting and Quantum Electronics.
☆18Updated 6 years ago
Alternatives and similar repositories for spira
Users that are interested in spira are comparing it to the libraries listed below
Sorting:
- RSFQ cell library☆43Updated 2 years ago
- Superconductor Circuit Simulator☆99Updated 3 weeks ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆178Updated last month
- C++ library and command-line utility for reading GDSII geometry files☆51Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆128Updated 2 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 11 months ago
- Parsing and generating popular formats of circuit netlist☆38Updated 3 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆127Updated last week
- Hardware Description Library☆88Updated 8 months ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- Zero PDK: python-based support for open source PDKs☆28Updated 2 years ago
- An open multiple patterning framework☆81Updated last year
- Interchange formats for chip design.☆36Updated 7 months ago
- ☆95Updated 6 years ago
- Showcase examples for EPFL logic synthesis libraries☆201Updated last year
- ☆28Updated 5 years ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆241Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆55Updated 2 years ago
- skywater 130nm pdk☆39Updated last week
- Tools for working with circuits as graphs in python☆127Updated 2 years ago
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- Python library to handle GDS version 2 (GDS2 or GDSII) data☆12Updated 7 years ago
- ☆23Updated 5 years ago
- A Design Rule Checker with GPU Acceleration☆60Updated 2 years ago
- The Berkeley Model and Algorithm Prototyping Platform☆21Updated last year
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆29Updated 5 years ago
- An innovative Verilog-A compiler☆176Updated last year
- A circuit toolkit☆106Updated 5 years ago
- A simple but powerful Python package for creating photolithography masks in the GDSII format.☆95Updated 2 years ago