rubenvanstaden / spiraLinks
Parameterized verification framework (PCells, DRC, LVS) for Superconducting and Quantum Electronics.
☆16Updated 5 years ago
Alternatives and similar repositories for spira
Users that are interested in spira are comparing it to the libraries listed below
Sorting:
- RSFQ cell library☆38Updated 2 years ago
- Superconductor Circuit Simulator☆84Updated 2 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆119Updated 2 years ago
- C++ library and command-line utility for reading GDSII geometry files☆47Updated 4 years ago
- C++ library to create and read GDSII file☆22Updated 10 months ago
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- Hardware Description Library☆80Updated last month
- ☆22Updated 4 years ago
- Zero PDK: python-based support for open source PDKs☆26Updated 2 years ago
- Parsing and generating popular formats of circuit netlist☆33Updated 2 years ago
- A Design Rule Checker with GPU Acceleration☆49Updated last year
- Qrouter detail router for digital ASIC designs☆57Updated last month
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆117Updated 3 weeks ago
- gdsfactory with a klayout backend☆41Updated this week
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆30Updated 9 months ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆167Updated last week
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- Python library for KLayout (https://www.klayout.de/)☆24Updated 5 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 11 months ago
- The Berkeley JSIM superconducting spice simulator☆12Updated 7 years ago
- This library is a low level parser for the GDSII file format.☆35Updated 7 years ago
- The Berkeley Model and Algorithm Prototyping Platform☆19Updated 5 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 4 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Fork from https://sourceforge.net/projects/gds3d☆68Updated 11 months ago
- EDA physical synthesis optimization kit☆57Updated last year
- GDSII manipulation libaray☆16Updated last year
- skywater 130nm pdk☆28Updated 2 weeks ago
- C++ header-only exact synthesis library☆17Updated 2 years ago
- ☆92Updated 5 years ago