rubenvanstaden / spiraLinks
Parameterized verification framework (PCells, DRC, LVS) for Superconducting and Quantum Electronics.
☆16Updated 5 years ago
Alternatives and similar repositories for spira
Users that are interested in spira are comparing it to the libraries listed below
Sorting:
- Superconductor Circuit Simulator☆85Updated 3 weeks ago
- C++ library and command-line utility for reading GDSII geometry files☆48Updated 4 years ago
- Python library to handle GDS version 2 (GDS2 or GDSII) data☆12Updated 6 years ago
- ☆92Updated 6 years ago
- RSFQ cell library☆39Updated 2 years ago
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- An open multiple patterning framework☆78Updated last year
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆122Updated 2 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 6 months ago
- ☆22Updated 4 years ago
- Zero PDK: python-based support for open source PDKs☆26Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- Hardware Description Library☆82Updated 4 months ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆172Updated last week
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- Qrouter detail router for digital ASIC designs☆56Updated 4 months ago
- The Berkeley Model and Algorithm Prototyping Platform☆19Updated 7 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆121Updated 2 months ago
- BAG framework☆41Updated last year
- Verilog-A simulation models☆78Updated last week
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- skywater 130nm pdk☆31Updated last week
- ☆105Updated 5 years ago
- Automatic generation of real number models from analog circuits☆42Updated last year
- This library is a low level parser for the GDSII file format.☆35Updated 8 years ago
- A Design Rule Checker with GPU Acceleration☆53Updated last year
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated 11 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- GDSII manipulation libaray☆16Updated last year