Alternatives and similar repositories for spira

Users that are interested in spira are comparing it to the libraries listed below

• JoeyDelp / JoSIM
  Superconductor Circuit Simulator
  ☆92Updated last week
• sunmagnetics / RSFQlib
  RSFQ cell library
  ☆39Updated 2 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆126Updated 2 years ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆176Updated last month
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆79Updated last year
• HomerReid / libGDSII
  C++ library and command-line utility for reading GDSII geometry files
  ☆50Updated 4 years ago
• mgraczyk / coursera-vlsicad
  Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
  ☆12Updated 11 years ago
• fsitok / gds3xtrude
  Simple 3D layout viewer for KLayout (Salt package)
  ☆20Updated 6 years ago
• supadupaplex / pfecap
  Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
  ☆27Updated 5 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• clin99 / awesome-eda
  ☆93Updated 6 years ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆102Updated 8 months ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆53Updated 2 years ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆36Updated 2 years ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆84Updated 6 months ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆36Updated 2 weeks ago
• jaijeet / MAPP
  The Berkeley Model and Algorithm Prototyping Platform
  ☆20Updated 10 months ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆45Updated last year
• lightwave-lab / zeropdk
  Zero PDK: python-based support for open source PDKs
  ☆27Updated 2 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆197Updated last year
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆122Updated last week
• cogenda / VA-BSIM48
  Verilog-A implementation of MOSFET model BSIM4.8
  ☆14Updated 6 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆82Updated 2 months ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated 6 months ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆56Updated 3 years ago
• google / bigspicy
  ☆40Updated 2 years ago
• laurentc2 / FreePDK45_for_KLayout
  KLayout technology files for FreePDK45
  ☆23Updated 4 years ago
• cogenda / Genius-TCAD-Open
  Open-source version of the Genius Semiconductor Device Simulator
  ☆149Updated 5 years ago
• opendrc / opendrc
  A Design Rule Checker with GPU Acceleration
  ☆58Updated 2 years ago
• christophmuellerorg / spectre_python
  Simple and most probably incomplete parser for spectre netlists
  ☆15Updated 9 years ago