UCLA-DM / HLSyn
HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"
☆26Updated last year
Alternatives and similar repositories for HLSyn:
Users that are interested in HLSyn are comparing it to the libraries listed below
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆47Updated 7 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆48Updated last week
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 4 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆15Updated 7 months ago
- Dataset for ML-guided Accelerator Design☆33Updated 2 months ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆13Updated last month
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 3 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆23Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆39Updated 4 months ago
- ☆16Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- ☆37Updated 6 months ago
- A graph linear algebra overlay☆50Updated last year
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆36Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆67Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 5 months ago
- ☆9Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 5 months ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 3 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆34Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated last year
- ☆11Updated 3 years ago