UCLA-DM / HLSynLinks
HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"
☆29Updated last year
Alternatives and similar repositories for HLSyn
Users that are interested in HLSyn are comparing it to the libraries listed below
Sorting:
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 5 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 9 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆19Updated last year
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆36Updated this week
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- ☆10Updated 2 years ago
- ☆59Updated last month
- ☆16Updated 3 years ago
- ☆11Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆46Updated 2 months ago
- ☆53Updated 2 months ago
- ☆17Updated 2 years ago
- ☆24Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆15Updated 7 months ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆12Updated this week