UCLA-DM / HLSyn
HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"
☆25Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for HLSyn
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- Dataset for ML-guided Accelerator Design☆31Updated this week
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 2 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆13Updated last month
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆13Updated 5 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated last year
- ☆35Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- A graph linear algebra overlay☆49Updated last year
- ☆15Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- ☆45Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆14Updated last month
- ☆9Updated 2 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- ☆15Updated this week
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆35Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 4 months ago
- ☆15Updated last year
- ☆51Updated 10 months ago
- ☆37Updated 4 months ago