UCLA-DM / HLSynLinks
HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"
☆31Updated 2 years ago
Alternatives and similar repositories for HLSyn
Users that are interested in HLSyn are comparing it to the libraries listed below
Sorting:
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆19Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆75Updated 3 years ago
- ☆37Updated 4 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- ☆65Updated 9 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆10Updated 3 years ago
- An integrated CGRA design framework☆91Updated 10 months ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 7 years ago
- ☆18Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆65Updated 8 months ago
- ☆60Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- ☆42Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆46Updated 5 months ago
- ☆30Updated last year
- ☆59Updated last week
- An open-source benchmark for generating design RTL with natural language☆155Updated last year
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆42Updated 4 years ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago