HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"
☆33Dec 13, 2023Updated 2 years ago
Alternatives and similar repositories for HLSyn
Users that are interested in HLSyn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dataset for ML-guided Accelerator Design☆45Nov 18, 2024Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆28May 23, 2024Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Jun 6, 2024Updated 2 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆19May 22, 2025Updated last year
- ☆63Aug 4, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆59Oct 21, 2026Updated last week
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆22Dec 10, 2024Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆27May 29, 2022Updated 4 years ago
- ☆17Apr 27, 2026Updated 6 months ago
- ACM TODAES Best Paper Award, 2022☆35Oct 24, 2023Updated 3 years ago
- ☆10Dec 14, 2024Updated last year
- ☆44Oct 10, 2025Updated last year
- HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Levels Synthesis Design Tasks☆29Oct 19, 2026Updated last week
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆18Mar 7, 2019Updated 7 years ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- A tool to convert Verilog RTL file generated from Xilinx Vivado HLS to an equivalent C Code.☆12Jun 16, 2021Updated 5 years ago
- ☆55Dec 10, 2024Updated last year
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆149Jun 10, 2016Updated 10 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated last year
- ☆65Mar 24, 2025Updated last year
- ☆13Jun 28, 2024Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Jun 24, 2022Updated 4 years ago
- ☆42Oct 17, 2024Updated 2 years ago
- ☆16May 24, 2025Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- ☆11Feb 26, 2025Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆78Dec 19, 2025Updated 10 months ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆42Mar 7, 2025Updated last year
- ☆31Jan 30, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆27Mar 1, 2024Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆306May 15, 2024Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Nov 29, 2024Updated last year
- A Graph-based Program Representation for Data Flow Analysis and Compiler Optimizations☆333Oct 1, 2026Updated 3 weeks ago
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆22May 11, 2026Updated 5 months ago