UCLA-DM / HLSyn
HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"
☆29Updated last year
Alternatives and similar repositories for HLSyn:
Users that are interested in HLSyn are comparing it to the libraries listed below
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆16Updated 4 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆49Updated 10 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 3 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆18Updated 10 months ago
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- ACM TODAES Best Paper Award, 2022☆23Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆45Updated 7 months ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated 3 weeks ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated last week
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- ☆48Updated 3 weeks ago
- ☆59Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆71Updated 2 years ago
- ☆16Updated 3 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆15Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆22Updated 2 years ago
- ☆15Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- ☆25Updated 11 months ago
- ☆44Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆78Updated 8 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆26Updated 5 months ago
- An integrated CGRA design framework☆87Updated last month
- ☆57Updated last year
- A graph linear algebra overlay☆51Updated last year
- ☆26Updated 5 months ago