☆41Jul 12, 2025Updated last year
Alternatives and similar repositories for mcp4eda
Users that are interested in mcp4eda are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆113Jul 29, 2025Updated last year
- ☆15Jul 25, 2024Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆45Nov 18, 2024Updated last year
- ☆17Mar 23, 2026Updated 6 months ago
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆26Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆118Updated this week
- PROTON - A Python Framework for Physics-Based Electromigration Assessment on Contemporary VLSI Power Grids☆19Sep 10, 2024Updated 2 years ago
- Netlist API (and more) for EDA flow development☆165Updated this week
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Project Status: Discontinued, New repository: spec2rtl-plugin☆32Feb 1, 2026Updated 8 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 10 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- 2d laser scan data to 3d point cloud☆11Feb 10, 2022Updated 4 years ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- PlutoSDR PYNQ Image☆17Aug 14, 2024Updated 2 years ago
- ☆238Jun 8, 2026Updated 4 months ago
- ☆17Jul 10, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated 2 years ago
- ☆16Jun 30, 2024Updated 2 years ago
- ☆14Oct 11, 2024Updated 2 years ago
- ☆43Nov 28, 2022Updated 3 years ago
- LLM-aided Hardware Design and Verification☆43Sep 25, 2026Updated 3 weeks ago
- AI-native Chiplet design flow based on open-source EDA toolchain☆49Aug 4, 2026Updated 2 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago
- ☆114Dec 5, 2019Updated 6 years ago
- ☆123Jun 22, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Source code for 'wxPython Recipes' by Mike Driscoll☆11Dec 4, 2017Updated 8 years ago
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆72Updated this week
- ☆63Jul 13, 2026Updated 3 months ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆35Jun 17, 2026Updated 4 months ago
- ☆64Mar 10, 2025Updated last year
- Verilog evaluation benchmark for large language model☆483Jul 14, 2025Updated last year
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆20May 27, 2023Updated 3 years ago