☆39Jul 12, 2025Updated 11 months ago
Alternatives and similar repositories for mcp4eda
Users that are interested in mcp4eda are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MCP server for GNU Radio☆44Jun 14, 2026Updated 3 weeks ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- 2d laser scan data to 3d point cloud☆11Feb 10, 2022Updated 4 years ago
- Code and data release for FEABench: Evaluating Language Models on Multiphysics Reasoning Ability. [MATH-AI workshop, NeurIPS 2024]☆14May 7, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- ☆14Oct 11, 2024Updated last year
- ☆22Feb 3, 2026Updated 5 months ago
- ☆15Jul 25, 2024Updated last year
- Dataset for ML-guided Accelerator Design☆45Nov 18, 2024Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆23Jun 12, 2026Updated 3 weeks ago
- msx game development library ubox example☆11Apr 26, 2023Updated 3 years ago
- ☆43Nov 28, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A RISC-V Core (RV32I) written in Chisel HDL☆108Jun 18, 2026Updated 2 weeks ago
- A tool for modeling FSMs by VHDL or Verilog☆14Jun 27, 2026Updated last week
- ☆14Oct 30, 2024Updated last year
- Source code for 'wxPython Recipes' by Mike Driscoll☆11Dec 4, 2017Updated 8 years ago
- ☆57Apr 8, 2024Updated 2 years ago
- ☆42Dec 21, 2025Updated 6 months ago
- NDS Filesystem reading and parsing library☆14Mar 14, 2024Updated 2 years ago
- TBD☆15Feb 6, 2025Updated last year
- RISC-V Integrated Matrix Development Repository☆25Jun 22, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19May 27, 2023Updated 3 years ago
- Spectral Toolkit of Algorithms for Graphs☆14Jun 6, 2025Updated last year
- Synthesize Verilog to Minecraft redstone☆22Nov 9, 2024Updated last year
- typeset Korean with xe(la)tex☆16Aug 24, 2025Updated 10 months ago
- Voice Activity Detector based on MFCC features and DNN model☆30Jul 3, 2023Updated 3 years ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆41Jul 9, 2025Updated 11 months ago
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆14Aug 24, 2023Updated 2 years ago
- ☆16May 25, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- This project is a open-source yield analysis for SRAM circuits☆24Jun 9, 2026Updated 3 weeks ago
- Public release☆59Sep 3, 2019Updated 6 years ago
- Give any AI agent a full desktop — it sees the screen, clicks, types, and runs apps like a human. Automate anything with a UI: browsers, …☆134Jun 10, 2026Updated 3 weeks ago
- ☆106Jun 20, 2025Updated last year
- MPEG-5 LCEVC Decoder☆27Jun 24, 2026Updated last week
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago