☆41Jul 12, 2025Updated last year
Alternatives and similar repositories for mcp4eda
Users that are interested in mcp4eda are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆96Jul 29, 2025Updated last year
- ☆15Jul 25, 2024Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆45Nov 18, 2024Updated last year
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆22Jan 28, 2026Updated 6 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Netlist API (and more) for EDA flow development☆150Updated this week
- PROTON - A Python Framework for Physics-Based Electromigration Assessment on Contemporary VLSI Power Grids☆19Sep 10, 2024Updated last year
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- ☆18Feb 25, 2026Updated 5 months ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 8 months ago
- Project Status: Discontinued, New repository: spec2rtl-plugin☆30Feb 1, 2026Updated 5 months ago
- The first large scale formally verified reasoning dataset for Verilog☆22May 16, 2025Updated last year
- 2d laser scan data to 3d point cloud☆11Feb 10, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆43Jul 9, 2025Updated last year
- ☆196Jun 8, 2026Updated last month
- PlutoSDR PYNQ Image☆16Aug 14, 2024Updated last year
- ☆17Jul 10, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- ☆16Jun 30, 2024Updated 2 years ago
- ☆13Oct 11, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆34Apr 13, 2021Updated 5 years ago
- 64QAM Wireless communication on ADALM-PLUTO (a SDR active learning module), written in MATLAB, based on some APIs and existing functions.☆18Jul 4, 2023Updated 3 years ago
- ☆43Nov 28, 2022Updated 3 years ago
- LLM-aided Hardware Design and Verification☆36May 11, 2026Updated 2 months ago
- ☆116Jun 22, 2026Updated last month
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆41May 17, 2024Updated 2 years ago
- Source code for 'wxPython Recipes' by Mike Driscoll☆11Dec 4, 2017Updated 8 years ago
- ☆57Jul 13, 2026Updated 2 weeks ago
- 简洁的测试平台日志，波形(FSDB/VCD)，根因分析MCP Server. A Simple and Universal MCP Server to Debug Testbench Simulation Failures Via Log Parsing And Wave…☆58Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆32Jun 17, 2026Updated last month
- A RISC-V Core (RV32I) written in Chisel HDL☆108Jun 18, 2026Updated last month
- TBD☆15Feb 6, 2025Updated last year
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19May 27, 2023Updated 3 years ago
- ☆19Aug 8, 2024Updated last year
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- Cross EDA Abstraction and Automation☆42Nov 17, 2025Updated 8 months ago