☆39Jul 12, 2025Updated 11 months ago
Alternatives and similar repositories for mcp4eda
Users that are interested in mcp4eda are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆90Jul 29, 2025Updated 10 months ago
- MCP server for GNU Radio☆42May 31, 2026Updated 2 weeks ago
- ☆54Mar 10, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 2d laser scan data to 3d point cloud☆11Feb 10, 2022Updated 4 years ago
- Code and data release for FEABench: Evaluating Language Models on Multiphysics Reasoning Ability. [MATH-AI workshop, NeurIPS 2024]☆14May 7, 2025Updated last year
- PlutoSDR PYNQ Image☆15Aug 14, 2024Updated last year
- Project Status: Discontinued, New repository: spec2rtl-plugin☆27Feb 1, 2026Updated 4 months ago
- ☆14Oct 11, 2024Updated last year
- ☆22Feb 3, 2026Updated 4 months ago
- ☆15Jul 25, 2024Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆34Apr 13, 2021Updated 5 years ago
- Dataset for ML-guided Accelerator Design☆45Nov 18, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- msx game development library ubox example☆11Apr 26, 2023Updated 3 years ago
- ☆43Nov 28, 2022Updated 3 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆108Feb 3, 2026Updated 4 months ago
- A tool for modeling FSMs by VHDL or Verilog☆14May 20, 2026Updated 3 weeks ago
- ☆14Oct 30, 2024Updated last year
- Source code for 'wxPython Recipes' by Mike Driscoll☆11Dec 4, 2017Updated 8 years ago
- ☆57Apr 8, 2024Updated 2 years ago
- DSDoom (also spelled DS Doom) is a source port for the Nintendo DS, based on PrBoom 2.4.2. It was made by TheChuckster and WinterMute.☆17Feb 5, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆42Dec 21, 2025Updated 5 months ago
- 64QAM Wireless communication on ADALM-PLUTO (a SDR active learning module), written in MATLAB, based on some APIs and existing functions.☆18Jul 4, 2023Updated 2 years ago
- TBD☆15Feb 6, 2025Updated last year
- RISC-V Integrated Matrix Development Repository☆24May 17, 2026Updated 3 weeks ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19May 27, 2023Updated 3 years ago
- Spectral Toolkit of Algorithms for Graphs☆14Jun 6, 2025Updated last year
- Synthesize Verilog to Minecraft redstone☆22Nov 9, 2024Updated last year
- typeset Korean with xe(la)tex☆16Aug 24, 2025Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Voice Activity Detector based on MFCC features and DNN model☆30Jul 3, 2023Updated 2 years ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆41Jul 9, 2025Updated 11 months ago
- Give any AI agent a full desktop — it sees the screen, clicks, types, and runs apps like a human. Automate anything with a UI: browsers, …☆127Updated this week
- ☆16May 25, 2023Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- This project is a open-source yield analysis for SRAM circuits☆25Updated this week
- Public release☆59Sep 3, 2019Updated 6 years ago