☆42Jul 12, 2025Updated last year
Alternatives and similar repositories for mcp4eda
Users that are interested in mcp4eda are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆112Jul 29, 2025Updated last year
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- ☆15Jul 25, 2024Updated 2 years ago
- ☆17Updated this week
- An analog circuit topology benchmark for LLMs☆17Jun 23, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Dataset for ML-guided Accelerator Design☆45Nov 18, 2024Updated last year
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- AI-native Chiplet design flow based on open-source EDA toolchain☆52Oct 29, 2026Updated last week
- ☆17Mar 23, 2026Updated 7 months ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- PROTON - A Python Framework for Physics-Based Electromigration Assessment on Contemporary VLSI Power Grids☆19Sep 10, 2024Updated 2 years ago
- ☆20Feb 25, 2026Updated 8 months ago
- ☆11Jul 20, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Claude Code plugin for process management from requirement sorting to delivery☆31Jun 4, 2026Updated 5 months ago
- Project Status: Discontinued, New repository: spec2rtl-plugin☆32Feb 1, 2026Updated 9 months ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Parametric GPIO Peripheral☆13Jan 30, 2025Updated last year
- ☆300Jul 8, 2024Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 11 months ago
- 2d laser scan data to 3d point cloud☆11Feb 10, 2022Updated 4 years ago
- ☆16May 24, 2025Updated last year
- ☆10Feb 21, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- ☆16Jun 30, 2024Updated 2 years ago
- ☆17Jul 10, 2025Updated last year
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- ☆15Jun 8, 2026Updated 4 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆28Jan 11, 2019Updated 7 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆29Nov 21, 2019Updated 6 years ago
- Learning materials for Taskflow programming☆13Feb 9, 2026Updated 8 months ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog Generation with Reinforcement Learning☆12Jul 15, 2025Updated last year
- ☆43Nov 28, 2022Updated 3 years ago
- ☆31Apr 23, 2024Updated 2 years ago
- My survey of literature on compilers for AI models☆13Aug 9, 2021Updated 5 years ago
- 64QAM Wireless communication on ADALM-PLUTO (a SDR active learning module), written in MATLAB, based on some APIs and existing functions.☆18Jul 4, 2023Updated 3 years ago
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆129Oct 13, 2026Updated 3 weeks ago
- Source code for 'wxPython Recipes' by Mike Driscoll☆11Dec 4, 2017Updated 8 years ago