ACADLab / SA-DS
☆11Updated 9 months ago
Alternatives and similar repositories for SA-DS:
Users that are interested in SA-DS are comparing it to the libraries listed below
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆14Updated 3 months ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- LLM4HWDesign Starting Toolkit☆17Updated 6 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆23Updated last year
- ☆35Updated 4 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated last week
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- ☆26Updated 3 weeks ago
- ☆18Updated 2 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last week
- ☆22Updated 2 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ☆10Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆39Updated 6 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 8 months ago
- A Toy-Purpose TPU Simulator☆18Updated 10 months ago
- ☆21Updated 2 months ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- ☆41Updated 6 months ago
- ☆13Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- ☆23Updated 3 years ago
- ☆19Updated 5 years ago