ACADLab / SA-DSLinks
☆13Updated last year
Alternatives and similar repositories for SA-DS
Users that are interested in SA-DS are comparing it to the libraries listed below
Sorting:
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Updated 4 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 4 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Updated last year
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- ☆36Updated 4 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆18Updated last year
- ☆54Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- ☆25Updated last year
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- LLM4HWDesign Starting Toolkit☆19Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆19Updated 6 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- ☆71Updated 5 years ago
- MICRO 2024 Evaluation Artifact for FuseMax☆16Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆56Updated last year
- ☆42Updated 10 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Updated 5 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- ☆15Updated 5 years ago