☆18Mar 7, 2019Updated 7 years ago
Alternatives and similar repositories for S2CBench
Users that are interested in S2CBench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆31Dec 13, 2023Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 10 months ago
- Dataset for ML-guided Accelerator Design☆44Nov 18, 2024Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆50Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆170Nov 7, 2023Updated 2 years ago
- ☆61Aug 4, 2023Updated 2 years ago
- ILAng documentation☆10Nov 2, 2025Updated 4 months ago
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 4 years ago
- work in progress, playing around with btor2 in rust☆12Feb 24, 2026Updated 3 weeks ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- MLIR+EqSat☆26Jan 10, 2026Updated 2 months ago
- ☆12Aug 5, 2023Updated 2 years ago
- ☆10Sep 14, 2019Updated 6 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆49Feb 2, 2019Updated 7 years ago
- ☆11Oct 2, 2023Updated 2 years ago
- (Model-based) Automated Software Engineering☆10Jun 11, 2017Updated 8 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Feb 6, 2020Updated 6 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- This is the repository for the transpiler to compile Verilog to C++ code with TFHE library.☆18Apr 25, 2020Updated 5 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- A list of best resources covering broad topics including Python, Data Engineering, Data Analysis, Machine Learning, Deep Learning, RL☆13Feb 26, 2020Updated 6 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Nov 29, 2024Updated last year
- A bayesian approach to examining default mode network functional connectivity and cognitive performance in major depressive disorder☆13Aug 23, 2019Updated 6 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆20Dec 10, 2024Updated last year
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated last year
- Final Project of ELEN6893@Columbia University: Automatic Image Labelling System☆12Dec 20, 2021Updated 4 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated last month
- Benchmarks for Accelerator Design and Customized Architectures☆136Apr 1, 2020Updated 5 years ago
- 2020 密院git workshop资料☆12Mar 18, 2020Updated 6 years ago
- 大连理工大学本科毕业论文latex模版2018（非官方修改版）☆16May 31, 2018Updated 7 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆30Feb 23, 2024Updated 2 years ago