☆18Mar 7, 2019Updated 6 years ago
Alternatives and similar repositories for S2CBench
Users that are interested in S2CBench are comparing it to the libraries listed below
Sorting:
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Sep 25, 2024Updated last year
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆31Dec 13, 2023Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Dataset for ML-guided Accelerator Design☆43Nov 18, 2024Updated last year
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 9 months ago
- Fast Sparse Multifrontal Solver☆11May 27, 2015Updated 10 years ago
- Parametric GPIO Peripheral☆12Jan 30, 2025Updated last year
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- SOLID principles using modern C++☆10Dec 11, 2021Updated 4 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- CHERI sample C programs☆12Jan 16, 2025Updated last year
- non-local means filter for OpenCV☆13Jul 6, 2013Updated 12 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- work in progress, playing around with btor2 in rust☆12Updated this week
- n-wise coverage tool for combinatorial testing☆11Sep 7, 2019Updated 6 years ago
- r2live相关论文、代码中文注释以及代码改动☆11Sep 24, 2021Updated 4 years ago
- Image data augmentation via flipping and rotation.☆11Jan 16, 2019Updated 7 years ago
- ☆10Jan 9, 2017Updated 9 years ago
- ☆11Oct 2, 2023Updated 2 years ago
- PyBitmessage API frontend for Android using QT5 and python 3☆12Oct 3, 2018Updated 7 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Updated this week
- Final Project of ELEN6893@Columbia University: Automatic Image Labelling System☆12Dec 20, 2021Updated 4 years ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- A list of best resources covering broad topics including Python, Data Engineering, Data Analysis, Machine Learning, Deep Learning, RL☆13Feb 26, 2020Updated 6 years ago
- 机器视觉算法库☆10Jun 13, 2019Updated 6 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated last month
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- SystemVerilog implemention of QEMU PCI edu device☆13May 22, 2023Updated 2 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 7 years ago
- MLIR+EqSat☆25Jan 10, 2026Updated last month