☆53Dec 10, 2024Updated last year
Alternatives and similar repositories for HLSPilot
Users that are interested in HLSPilot are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆17May 22, 2025Updated last year
- HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Levels Synthesis Design Tasks☆21Jul 30, 2026Updated 2 weeks ago
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆23Jan 28, 2026Updated 6 months ago
- ☆63Mar 24, 2025Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆73Aug 1, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆33Dec 13, 2023Updated 2 years ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆61Dec 17, 2024Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆70Dec 26, 2019Updated 6 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Jun 6, 2024Updated 2 years ago
- ☆49May 18, 2024Updated 2 years ago
- ☆32Mar 31, 2025Updated last year
- ☆18Apr 27, 2026Updated 3 months ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- Full State Quantum Circuit Simulation Beyond Memory Limit☆15Aug 5, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Aug 18, 2023Updated 2 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 3 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆25Jun 27, 2024Updated 2 years ago
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆22Updated this week
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆37May 19, 2022Updated 4 years ago
- FPL'26 Optimization Contest☆52Updated this week
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆33Oct 20, 2024Updated last year
- ☆17Jan 14, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆20Jun 1, 2023Updated 3 years ago
- ☆110Jun 20, 2025Updated last year
- Connecting bv_decide to SMTLIB.☆16Aug 3, 2026Updated last week
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆32May 24, 2025Updated last year
- Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…☆17Mar 3, 2023Updated 3 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- C++ code for HLS FPGA implementation of transformer☆24Sep 11, 2024Updated last year
- ☆16May 1, 2026Updated 3 months ago
- ☆24Nov 25, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Vitis HLS LLVM source code and examples☆413Aug 4, 2026Updated last week
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆40Jun 17, 2025Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆38Mar 12, 2026Updated 5 months ago
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- ACM TODAES Best Paper Award, 2022☆35Oct 24, 2023Updated 2 years ago
- ☆61Oct 14, 2025Updated 10 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago