☆55Dec 10, 2024Updated last year
Alternatives and similar repositories for HLSPilot
Users that are interested in HLSPilot are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis☆14Jun 29, 2026Updated 4 months ago
- HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Levels Synthesis Design Tasks☆29Updated this week
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆19May 22, 2025Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆62Dec 17, 2024Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆76Aug 1, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆65Mar 24, 2025Updated last year
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆28Oct 26, 2026Updated last week
- New MLIR dialect, attributes, and transformations for generating host driver code for AXI-based linalg accelerators.☆11Jan 8, 2024Updated 2 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆33Dec 13, 2023Updated 2 years ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆41Jun 17, 2025Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆70Dec 26, 2019Updated 6 years ago
- ☆26Jun 3, 2024Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆35Oct 24, 2023Updated 3 years ago
- [FCCM 2025 Best Paper Nominee] AutoNTT: Automatic Architecture Design and Exploration for Number Theoretic Transform Acceleration on FPGA…☆14Jul 16, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Jun 6, 2024Updated 2 years ago
- ☆50May 18, 2024Updated 2 years ago
- ☆32Mar 31, 2025Updated last year
- ☆17Apr 27, 2026Updated 6 months ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- 对酒当歌晚长亭在B站的关于Vitis HLS的视频教程的源代码☆27Oct 28, 2025Updated last year
- A scalable High-Level Synthesis framework on MLIR☆306May 15, 2024Updated 2 years ago
- Full State Quantum Circuit Simulation Beyond Memory Limit☆15Aug 5, 2024Updated 2 years ago
- FPGA version of Rodinia in HLS C/C++☆45Dec 24, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆25Jun 27, 2024Updated 2 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- Falcon Merlin Compiler☆41Jun 12, 2020Updated 6 years ago
- ☆12Aug 18, 2023Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆37May 19, 2022Updated 4 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 3 years ago
- A dataflow compiler☆41Oct 24, 2026Updated last week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆29Jun 18, 2020Updated 6 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆63May 21, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆35Oct 20, 2024Updated 2 years ago
- FPL'26 Optimization Contest☆55Sep 15, 2026Updated last month
- ☆10Sep 26, 2024Updated 2 years ago
- bitfusion verilog implementation☆13Feb 21, 2022Updated 4 years ago
- AMD University Program HLS tutorial☆136Oct 28, 2024Updated 2 years ago
- Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…☆17Mar 3, 2023Updated 3 years ago
- ☆17Jan 14, 2025Updated last year