UIUC-ChenLab / Chrysalis-HLS
☆12Updated 7 months ago
Alternatives and similar repositories for Chrysalis-HLS:
Users that are interested in Chrysalis-HLS are comparing it to the libraries listed below
- ☆41Updated 6 months ago
- ☆31Updated 11 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆39Updated 4 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated 3 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆45Updated 7 months ago
- ☆27Updated 9 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated last week
- An open-source benchmark for generating design RTL with natural language☆103Updated 5 months ago
- This is a python repo for flattening Verilog☆16Updated 2 weeks ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆15Updated last year
- ACM TODAES Best Paper Award, 2022☆23Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- ☆10Updated 2 years ago
- ☆49Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 3 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 9 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆35Updated last month
- ☆16Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated last month
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆18Updated 6 months ago
- ☆28Updated 4 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- ☆26Updated 5 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆27Updated 5 months ago
- ☆22Updated 10 months ago
- An Open-Source Tool for CGRA Accelerators☆64Updated last week