UIUC-ChenLab / Chrysalis-HLSLinks
☆14Updated last year
Alternatives and similar repositories for Chrysalis-HLS
Users that are interested in Chrysalis-HLS are comparing it to the libraries listed below
Sorting:
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆49Updated 9 months ago
- An open-source benchmark for generating design RTL with natural language☆133Updated 11 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- ☆48Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- ☆40Updated last year
- ☆59Updated 6 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆66Updated last week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆63Updated 6 months ago
- ☆31Updated 11 months ago
- Dataset for ML-guided Accelerator Design☆38Updated 10 months ago
- ☆47Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆51Updated last month
- ACM TODAES Best Paper Award, 2022☆28Updated last year
- ☆16Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆60Updated 2 months ago
- ☆10Updated 2 years ago
- ☆23Updated 6 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 4 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆50Updated 6 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆70Updated last year
- ☆63Updated 5 months ago
- MICRO 2024 Evaluation Artifact for FuseMax☆14Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year