UIUC-ChenLab / Chrysalis-HLSLinks
☆15Updated last year
Alternatives and similar repositories for Chrysalis-HLS
Users that are interested in Chrysalis-HLS are comparing it to the libraries listed below
Sorting:
- An open-source benchmark for generating design RTL with natural language☆142Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆52Updated 11 months ago
- ☆50Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆72Updated 7 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated last month
- A fast, accurate trace-based simulator for High-Level Synthesis.☆71Updated 7 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆62Updated 3 months ago
- ☆33Updated last year
- ☆61Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- ☆23Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆76Updated 6 months ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- ☆40Updated last year
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆54Updated 8 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆66Updated 3 months ago
- ☆49Updated 3 months ago
- ☆64Updated 6 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆26Updated last year
- ☆13Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆238Updated 9 months ago
- MICRO 2024 Evaluation Artifact for FuseMax☆15Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- Dataset for ML-guided Accelerator Design☆41Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆34Updated this week
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆33Updated last year