☆17Aug 29, 2024Updated last year
Alternatives and similar repositories for Chrysalis-HLS
Users that are interested in Chrysalis-HLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆23Jan 30, 2025Updated last year
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆38May 17, 2024Updated last year
- ☆62Mar 24, 2025Updated 11 months ago
- LLM-aided Hardware Design and Verification☆23Updated this week
- Collection of kernel accelerators optimised for LLM execution☆27Feb 26, 2026Updated 3 weeks ago
- A tool designed to compare energy and emission costs between computer chips☆13Dec 9, 2023Updated 2 years ago
- ☆13Apr 15, 2025Updated 11 months ago
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 7 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆12May 17, 2024Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆61Aug 1, 2025Updated 7 months ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- ☆10Jun 4, 2024Updated last year
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69May 9, 2023Updated 2 years ago
- Official implementation of the ICLR'25 paper "QERA: an Analytical Framework for Quantization Error Reconstruction".☆13Feb 4, 2025Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆50Updated this week
- ☆14Jun 22, 2022Updated 3 years ago
- ☆11Mar 3, 2025Updated last year
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 3 years ago
- Harnessing FABRIC for Scalable Human Genome Sequence Analysis☆13Feb 7, 2026Updated last month
- ☆21Mar 12, 2026Updated last week
- Qubit Routing using Reinforcement Learning☆30Mar 25, 2023Updated 2 years ago
- verilog实现systolic array及配套IO☆12Dec 2, 2024Updated last year
- ☆67Apr 22, 2025Updated 11 months ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆291May 15, 2024Updated last year
- ☆19Mar 21, 2023Updated 3 years ago
- Implementation network trimming using pytorch☆15Apr 20, 2020Updated 5 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Mar 11, 2026Updated last week
- Extending context length of visual language models☆12Dec 18, 2024Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- [ICML 2025 Oral] This is the official repository of the paper "What Limits Virtual Agent Application? OmniBench: A Scalable Multi-Dimensi…☆22Jun 12, 2025Updated 9 months ago
- The official implementation of the DAC 2024 paper GQA-LUT☆21Dec 20, 2024Updated last year
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- APB Logic☆24Feb 24, 2026Updated 3 weeks ago
- ☆18Jul 25, 2025Updated 7 months ago
- [ICCV 2025] Task-Specific Zero-shot Quantization-Aware Training for Object Detection☆25Sep 26, 2025Updated 5 months ago
- ☆268Jul 8, 2024Updated last year