☆17Aug 29, 2024Updated last year
Alternatives and similar repositories for Chrysalis-HLS
Users that are interested in Chrysalis-HLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆26Jan 30, 2025Updated last year
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆39May 17, 2024Updated 2 years ago
- Collection of kernel accelerators optimised for LLM execution☆32Feb 26, 2026Updated 2 months ago
- A tool designed to compare energy and emission costs between computer chips☆13Dec 9, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆36Mar 12, 2026Updated 2 months ago
- ☆13Apr 15, 2025Updated last year
- ☆21Nov 3, 2025Updated 6 months ago
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 8 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆12May 17, 2024Updated 2 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- ☆11Jun 4, 2024Updated last year
- LLM-aided Hardware Design and Verification☆31May 11, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Official implementation of the ICLR'25 paper "QERA: an Analytical Framework for Quantization Error Reconstruction".☆14Feb 4, 2025Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆66Aug 1, 2025Updated 9 months ago
- PyTorch Quantization Framework For OCP MX Datatypes.☆16May 30, 2025Updated 11 months ago
- ☆14Jun 22, 2022Updated 3 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆53Mar 31, 2026Updated last month
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- 3D FPGA Architecture Exploration Tool☆19Feb 24, 2026Updated 2 months ago
- High-performance simulator for executing QIR on GPU and CPU backends☆22Oct 2, 2022Updated 3 years ago
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆29Sep 4, 2025Updated 8 months ago
- ☆21Apr 15, 2026Updated last month
- Harnessing FABRIC for Scalable Human Genome Sequence Analysis☆14May 9, 2026Updated 2 weeks ago
- verilog实现systolic array及配套IO☆13Dec 2, 2024Updated last year
- ☆72Apr 22, 2025Updated last year
- ☆19May 22, 2025Updated last year
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆296May 15, 2024Updated 2 years ago
- ☆19Mar 21, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation network trimming using pytorch☆15Apr 20, 2020Updated 6 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Apr 27, 2026Updated 3 weeks ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆64May 13, 2026Updated last week
- Extending context length of visual language models☆12Dec 18, 2024Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20Updated this week
- ☆18Oct 17, 2024Updated last year
- This is the official repository of Daily-Omni: Towards Audio-Visual Reasoning with Temporal Alignment across Modalities☆41Apr 28, 2026Updated 3 weeks ago