actlab-genesys / GeneSys
An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.
☆27Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for GeneSys
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆38Updated this week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆66Updated 3 months ago
- MICRO22 artifact evaluation for Sparseloop☆38Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆31Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆45Updated this week
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆52Updated 2 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆62Updated 2 months ago
- ☆24Updated 7 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆28Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- A co-design architecture on sparse attention☆44Updated 3 years ago
- eyeriss-chisel3☆38Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated 11 months ago
- ☆32Updated 5 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 3 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆110Updated last year
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆12Updated 3 years ago
- ☆35Updated 7 months ago
- ☆33Updated 4 months ago
- ☆40Updated 3 years ago
- ☆29Updated 2 months ago
- Open-source of MSD framework☆14Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- RTL implementation of Flex-DPE.☆89Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆69Updated last year
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆11Updated 10 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago