An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.
☆77Sep 29, 2025Updated 7 months ago
Alternatives and similar repositories for GeneSys
Users that are interested in GeneSys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆85Apr 26, 2026Updated last month
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Aug 28, 2023Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated 10 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 2 years ago
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Berkeley's Spatial Array Generator☆1,317Mar 29, 2026Updated last month
- ☆29Nov 5, 2021Updated 4 years ago
- ☆63Mar 24, 2025Updated last year
- The source code of "Agents of Autonomy: A Systematic Study of Robotics on Modern Hardware" paper☆31Dec 18, 2023Updated 2 years ago
- ☆43Mar 31, 2025Updated last year
- ☆248Oct 24, 2025Updated 7 months ago
- LLMServingSim 2.0: A Unified Simulator for Heterogeneous and Disaggregated LLM Serving Infrastructure☆277May 11, 2026Updated 2 weeks ago
- Repository to host and maintain SCALE-Sim code☆466Feb 2, 2026Updated 3 months ago
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆16Apr 1, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Processing in Memory Emulation☆27Feb 24, 2023Updated 3 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆202Jan 8, 2026Updated 4 months ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆140May 10, 2024Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆76Jun 30, 2024Updated last year
- Benchmark workloads of Nightcore☆12Feb 15, 2021Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Collection of kernel accelerators optimised for LLM execution☆32Feb 26, 2026Updated 3 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆63Dec 3, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆83Mar 12, 2025Updated last year
- Explore the energy-efficient dataflow scheduling for neural networks.☆237Apr 13, 2026Updated last month
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆484Apr 30, 2026Updated 3 weeks ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆76Dec 29, 2025Updated 4 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆39May 17, 2024Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Oct 13, 2023Updated 2 years ago
- Simulator for BitFusion☆102Aug 6, 2020Updated 5 years ago
- A scalable High-Level Synthesis framework on MLIR☆296May 15, 2024Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆19Apr 28, 2026Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- CMake based hardware build system☆40Updated this week
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆412May 19, 2026Updated last week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆191Apr 27, 2026Updated 3 weeks ago