cornell-zhang / allo-pldi24-artifact
Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
☆23Updated last year
Alternatives and similar repositories for allo-pldi24-artifact
Users that are interested in allo-pldi24-artifact are comparing it to the libraries listed below
Sorting:
- ☆51Updated last month
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆31Updated 5 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆53Updated 5 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- ☆28Updated 2 years ago
- ☆30Updated last month
- ☆27Updated 6 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Processing in Memory Emulation☆20Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 3 weeks ago
- Serpens is an HBM FPGA accelerator for SpMV☆18Updated 9 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆65Updated 10 months ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆10Updated 2 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆14Updated 7 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆51Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆25Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- ☆13Updated last year
- ☆45Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆12Updated 5 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 weeks ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated 2 months ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆26Updated last year
- ☆14Updated last month
- ☆30Updated 3 years ago