cornell-zhang / allo-pldi24-artifact
Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
☆15Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for allo-pldi24-artifact
- ☆38Updated 8 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆14Updated last month
- ☆25Updated 3 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- EQueue Dialect☆39Updated 2 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆16Updated 3 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- ☆10Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆80Updated 6 months ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- agile hardware-software co-design☆46Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆68Updated last week
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆55Updated 7 months ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- ☆26Updated 3 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- ☆22Updated last year
- ☆12Updated 2 weeks ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- ☆12Updated last year
- ☆15Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- ☆41Updated 3 years ago
- ☆87Updated 4 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆38Updated 6 months ago