Alternatives and similar repositories for buildit-array

Users that are interested in buildit-array are comparing it to the libraries listed below

• mwillsey / cs265
  Website for CS 265
  ☆29Updated 9 months ago
• IntelLabs / asl-interpreter
  Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)
  ☆24Updated 2 weeks ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 2 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated 2 months ago
• sdiehl / mlir-egglog
  A toy compiler for NumPy array expressions that uses e-graphs and MLIR
  ☆107Updated last month
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆64Updated 2 months ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆15Updated 3 weeks ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆46Updated 2 months ago
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆134Updated this week
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆40Updated last month
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆13Updated last year
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated 2 weeks ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆87Updated 6 months ago
• cucapra / diospyros
  Search-based compiler for high-performance DSP programming
  ☆68Updated 10 months ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆79Updated this week
• Synthesys-Lab / assassyn
  Asynchronous semantics for architectural simulation and synthesis.
  ☆49Updated this week
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆83Updated last week
• P3109 / Public
  materials available to the public
  ☆27Updated last month
• philzook58 / awesome-egraphs
  An awesome list of e-graph resources
  ☆236Updated 2 weeks ago
• IITH-Compilers / ML-Compiler-Bridge
  Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations
  ☆18Updated last week
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆17Updated last year
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆72Updated 3 months ago
• MPACT-ORG / mpact-compiler
  Retargetable ML compilers for the twenty-first century!
  ☆13Updated 5 months ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated last month
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆161Updated 3 months ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆128Updated this week
• iscas-tis / ChiRVFormal
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆14Updated 3 months ago
• metalift / metalift
  A program synthesis framework for verified lifting applications
  ☆54Updated 3 months ago