Alternatives and similar repositories for buildit-array

Users that are interested in buildit-array are comparing it to the libraries listed below

• mwillsey / cs265
  Website for CS 265
  ☆33Updated last year
• IntelLabs / asl-interpreter
  Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)
  ☆25Updated 4 months ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 3 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆40Updated 6 months ago
• IITH-Compilers / ML-Compiler-Bridge
  Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations
  ☆20Updated 3 months ago
• philzook58 / awesome-egraphs
  An awesome list of e-graph resources
  ☆291Updated 3 weeks ago
• sdiehl / mlir-egglog
  A toy compiler for NumPy array expressions that uses e-graphs and MLIR
  ☆117Updated 5 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 6 months ago
• P3109 / Public
  materials available to the public
  ☆29Updated last week
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆12Updated last week
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆54Updated last month
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆72Updated 8 months ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆66Updated this week
• heterorefactor / heterorefactor
  HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA
  ☆10Updated 5 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆148Updated last month
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆46Updated 5 months ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆82Updated last week
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 6 months ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆92Updated 10 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated 2 years ago
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆161Updated this week
• cupbop / CuPBoP
  A framework that support executing unmodified CUDA source code on non-NVIDIA devices.
  ☆141Updated last year
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆20Updated 5 months ago
• microsoft / kanagawa
  High level synthesis language for hardware design
  ☆81Updated last month
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆141Updated last week
• arcana-lab / memoir
  A case for representing data collections and objects in the LLVM IR
  ☆21Updated last week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆171Updated last month
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆75Updated 8 months ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆119Updated 2 years ago
• opencompl / lean-mlir
  A minimal development of SSA theory
  ☆207Updated this week