cornell-zhang / GARNETLinks
GARNET: Reduced-Rank Topology Learning for Robust and Scalable Graph Neural Networks
☆36Updated last year
Alternatives and similar repositories for GARNET
Users that are interested in GARNET are comparing it to the libraries listed below
Sorting:
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆36Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆52Updated last year
- Artifact of the MLSys25' paper "GRAPH LEARNING AT SCALE: CHARACTERIZING AND OPTIMIZING PRE-PROPAGATION GNNS"☆14Updated 4 months ago
- ☆11Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated last year
- ☆36Updated 3 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆17Updated 4 years ago
- Polynormer: Polynomial-Expressive Graph Transformer in Linear Time☆41Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 4 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆20Updated 3 years ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 4 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆29Updated last year
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆39Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated last year
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 3 weeks ago
- ☆16Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 8 months ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆12Updated last year
- An HBM FPGA based SpMV Accelerator☆13Updated last year