kaiiiz / hls-spmvView external linksLinks
High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication
☆18Feb 17, 2022Updated 3 years ago
Alternatives and similar repositories for hls-spmv
Users that are interested in hls-spmv are comparing it to the libraries listed below
Sorting:
- A bit-level sparsity-awared multiply-accumulate process element.☆18Jul 9, 2024Updated last year
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 6 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- Sn neutron transport written mostly in python. For university Sn transport theory class.☆12Aug 23, 2017Updated 8 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Scraping repository of the most relevant topics with regards to Spatio-Temporal Neural Networks available in the arXiv archive. The repos…☆16Updated this week
- hadoop 的 docker 集群配置☆11Jun 8, 2024Updated last year
- Hybrid CPU and GPU real-time dynamic digital image correlation engine and application☆10Apr 26, 2023Updated 2 years ago
- Fast Sparse Multifrontal Solver☆11May 27, 2015Updated 10 years ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- Will Two Do? Varying Dimensions in Electrocardiography: The PhysioNet/Computing in Cardiology Challenge 2021☆10Jan 6, 2026Updated last month
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- Sample project to integrate catch2, cmake and jenkins☆12Dec 11, 2017Updated 8 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 9 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- ☆11Mar 5, 2025Updated 11 months ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- A lightweight implementation of MPC and NMPC in C++ using Eigen3☆10Oct 27, 2023Updated 2 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- Three-Dimensional Discrete Ordinates Neutron, Photon, Electron and Positron Transport Code☆12Feb 26, 2022Updated 3 years ago
- A simple cuda version of [smallpt](http://www.kevinbeason.com/smallpt/)☆11Apr 22, 2018Updated 7 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- CMake Tutorial☆11Oct 8, 2022Updated 3 years ago
- Sparse matrix and vector classes, solvers. This is a mirror repository - development happens on https://gitlab.dune-project.org/☆11Feb 6, 2026Updated last week
- Instance segmentation of center pivot irrigation system in Brazil using Landsat images and Convolutional Neural Network☆11May 27, 2024Updated last year
- hybrid computing engine executed by both GPU and multicore to accelerate PH matrix reduction☆13Dec 2, 2019Updated 6 years ago
- A Rust backend crate for the popular card game, Blackjack, designed to also be compiled for linking with C☆11Sep 17, 2019Updated 6 years ago
- Customized implementation of the U-Net in PyTorch for super-resolving hyper-low-field MRI images.☆19Apr 5, 2023Updated 2 years ago
- Used for overriding files generated by PetaLinux with Avnet board specific configurations.☆12Mar 24, 2025Updated 10 months ago
- RISC-V-based many-core neuromorphic architecture☆14Aug 3, 2025Updated 6 months ago
- Unicorn - An HPC Library for hybrid CPU-GPU clusters (TPDS 2016 paper)☆12Mar 12, 2018Updated 7 years ago
- High Performance Network Laboratory WebPage☆28Nov 10, 2025Updated 3 months ago
- The developed solution for designing an affordable manipulator to be used for teaching proposes where students get to use an FPGA and the…☆11Oct 3, 2023Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 4 years ago
- High-performance graph processing on hybrid CPU-GPU platforms by using dynamic load-balancing☆12Sep 15, 2016Updated 9 years ago