SET-Scheduling-Project / SoMa-HPCA2025Links
☆22Updated 8 months ago
Alternatives and similar repositories for SoMa-HPCA2025
Users that are interested in SoMa-HPCA2025 are comparing it to the libraries listed below
Sorting:
- ☆47Updated 4 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆76Updated 6 months ago
- A co-design architecture on sparse attention☆53Updated 4 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆30Updated last year
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆112Updated last year
- ☆49Updated 3 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated last month
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- ☆20Updated 3 weeks ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆48Updated last year
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆21Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆102Updated 6 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆19Updated 7 months ago
- ☆32Updated this week
- ☆111Updated last year
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆16Updated 2 months ago
- ☆51Updated 3 months ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆36Updated 3 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆37Updated 11 months ago
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆43Updated this week
- Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This…☆28Updated 11 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆65Updated 2 weeks ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated last year
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆15Updated 5 months ago
- MICRO 2024 Evaluation Artifact for FuseMax☆14Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆99Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last month