SET-Scheduling-Project / SoMa-HPCA2025View external linksLinks
☆26Feb 27, 2025Updated 11 months ago
Alternatives and similar repositories for SoMa-HPCA2025
Users that are interested in SoMa-HPCA2025 are comparing it to the libraries listed below
Sorting:
- ☆132Jun 24, 2024Updated last year
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Sep 27, 2022Updated 3 years ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆20Jun 12, 2024Updated last year
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆22Jul 26, 2024Updated last year
- FireQ: Fast INT4-FP8 Kernel and RoPE-aware Quantization for LLM Inference Acceleration☆20Jun 27, 2025Updated 7 months ago
- ☆46May 20, 2025Updated 8 months ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Apr 28, 2025Updated 9 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆122Aug 27, 2024Updated last year
- The wafer-native AI accelerator simulation platform and inference engine.☆50Jan 1, 2026Updated last month
- ☆72Apr 23, 2023Updated 2 years ago
- [ICML 2024] Sparse Model Inversion: Efficient Inversion of Vision Transformers with Less Hallucination☆13Apr 29, 2025Updated 9 months ago
- Community maintained hardware plugin for vLLM on AWS Neuron☆21Feb 3, 2026Updated last week
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆90Updated this week
- WaferLLM: Large Language Model Inference at Wafer Scale☆88Jan 7, 2026Updated last month
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆87Apr 26, 2025Updated 9 months ago
- [CVPR 2025 Highlight] FIMA-Q: Post-Training Quantization for Vision Transformers by Fisher Information Matrix Approximation☆25Jun 16, 2025Updated 7 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- ☆10Apr 24, 2024Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆184Jan 8, 2026Updated last month
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆108Jun 19, 2024Updated last year
- SJTU CS2951 Computer Architecture Course Project, A Verilog HDL implemented RISC-V CPU.☆10Jan 15, 2022Updated 4 years ago
- This repo contains the Assignments from Cornell Tech's ECE 5545 - Machine Learning Hardware and Systems offered in Spring 2023☆42May 31, 2023Updated 2 years ago
- [ICML 2025] Official PyTorch implementation of "NegMerge: Sign-Consensual Weight Merging for Machine Unlearning"☆14Nov 25, 2025Updated 2 months ago
- ☆11Apr 5, 2023Updated 2 years ago
- ☆13Jan 14, 2026Updated 3 weeks ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- ☆11Jun 11, 2021Updated 4 years ago
- ☆15Jan 12, 2026Updated last month
- Source code of our TNNLS paper "Boosting Convolutional Neural Networks with Middle Spectrum Grouped Convolution"☆12Apr 14, 2023Updated 2 years ago
- An implementation of RV32I based on EECS151☆10Jan 30, 2024Updated 2 years ago
- ☆12Sep 18, 2024Updated last year
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 2 years ago
- Self implementation of course projects for Computer Architecture 2022 Spring☆11Sep 17, 2022Updated 3 years ago
- ☆23Jul 11, 2025Updated 7 months ago
- Official Implementation of Robustifying and Boosting Training-Free Neural Architecture Search☆10Mar 12, 2024Updated last year
- The official code for "Advancing Multimodal Large Language Models with Quantization-Aware Scale Learning for Efficient Adaptation" | [MM2…☆14Dec 7, 2024Updated last year
- 清华大学电子工程系数字逻辑与处理器基础实验大作业——流水线 CPU☆12Aug 8, 2021Updated 4 years ago