（Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.
☆19Dec 29, 2024Updated last year
Alternatives and similar repositories for ViT-Accelerator
Users that are interested in ViT-Accelerator are comparing it to the libraries listed below
Sorting:
- ☆14Jun 22, 2022Updated 3 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆33Aug 13, 2024Updated last year
- Collection of kernel accelerators optimised for LLM execution☆27Feb 26, 2026Updated last week
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- a student trainning project for HLS and transformer☆11Oct 19, 2022Updated 3 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- FPGA Innovation Design Competition：RISC-V Processor-based Hardware and Software Design in PGL22G☆12Sep 1, 2023Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆150Feb 11, 2025Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- C++ code for HLS FPGA implementation of transformer☆20Sep 11, 2024Updated last year
- Simulator for LLM inference on an abstract 3D AIMC-based accelerator☆25Sep 18, 2025Updated 5 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆231Mar 24, 2024Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 7 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Jan 12, 2021Updated 5 years ago
- (ESWA-2025) Non-Euclidean Spectral-Spatial Feature Mining Network with Gated GCN-CNN for Hyperspectral Image Classification☆14Feb 13, 2025Updated last year
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆53Sep 1, 2025Updated 6 months ago
- ☆40Jun 3, 2023Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- 基于FPGA的FFT算法并行优化☆13Mar 7, 2024Updated last year
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 8 months ago
- ☆11Feb 5, 2017Updated 9 years ago
- This is project for image segmentation based on Spiking Neural Network☆10May 7, 2016Updated 9 years ago
- To predict the air quality index using meterological data using machine learning algorithms and LSTM(Long Short Term Memory)☆10Oct 3, 2019Updated 6 years ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆28Updated this week
- ☆10Dec 27, 2020Updated 5 years ago
- training SNN with Resume algorithm☆10Nov 15, 2019Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆93Apr 29, 2022Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆89Mar 15, 2019Updated 6 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- ucas course information for students majoring in computer architecture.☆12Jul 7, 2024Updated last year
- The code to simulate spiking neural networks as used in the paper "Spiking Time-Dependent Plasticity Leads to Efficient Coding of Predict…☆10Nov 24, 2019Updated 6 years ago
- 南京大学计算机系2024春季学期数字逻辑与计算机组成课程实验☆16Jun 25, 2024Updated last year
- ☆12Sep 18, 2024Updated last year
- ☆10Jan 3, 2022Updated 4 years ago
- ☆11Dec 9, 2022Updated 3 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆28Nov 13, 2025Updated 3 months ago