jeffreyyu0602 / quantized-trainingLinks
☆29Updated this week
Alternatives and similar repositories for quantized-training
Users that are interested in quantized-training are comparing it to the libraries listed below
Sorting:
- ☆103Updated last year
- ☆46Updated 7 months ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆17Updated last year
- ☆49Updated 3 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆96Updated 10 months ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆109Updated 2 years ago
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆23Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆49Updated last year
- MICRO22 artifact evaluation for Sparseloop☆45Updated 2 years ago
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆21Updated last week
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆84Updated 2 months ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆17Updated last year
- Simulator for BitFusion☆100Updated 4 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆41Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆18Updated 3 months ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆13Updated 5 months ago
- ☆168Updated last year
- Open-source of MSD framework☆16Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- ☆77Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆35Updated 2 months ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆14Updated last month
- Model LLM inference on single-core dataflow accelerators☆10Updated 4 months ago
- ☆18Updated 2 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆87Updated last year