Xtra-Computing / ReGraph
Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines
☆17Updated 2 years ago
Alternatives and similar repositories for ReGraph:
Users that are interested in ReGraph are comparing it to the libraries listed below
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆36Updated 3 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆18Updated 9 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆36Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ☆16Updated 2 years ago
- NeuraChip Accelerator Simulator☆11Updated last year
- An HBM FPGA based SpMV Accelerator☆12Updated 8 months ago
- ☆16Updated 7 months ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆29Updated 4 months ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 3 years ago
- ☆16Updated 2 years ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆10Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆25Updated 3 years ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆29Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆22Updated 6 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- ☆13Updated 5 years ago
- ☆23Updated 4 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆12Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆72Updated 2 years ago
- ☆33Updated 3 years ago