Xtra-Computing / ReGraphLinks
Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines
☆22Updated 3 years ago
Alternatives and similar repositories for ReGraph
Users that are interested in ReGraph are comparing it to the libraries listed below
Sorting:
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆36Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- NeuraChip Accelerator Simulator☆14Updated last year
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- ☆29Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- ☆10Updated 2 years ago
- ☆44Updated 4 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆21Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 4 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Updated 2 years ago
- ☆16Updated 2 years ago
- ☆24Updated 4 years ago
- PIMeval simulator and PIMbench suite☆34Updated 2 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- ☆16Updated 3 years ago
- ☆18Updated last year
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 4 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆15Updated last year
- PUMA Compiler☆29Updated 5 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆139Updated 3 months ago