Xtra-Computing / ReGraphLinks
Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines
☆22Updated 3 years ago
Alternatives and similar repositories for ReGraph
Users that are interested in ReGraph are comparing it to the libraries listed below
Sorting:
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆39Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆75Updated 3 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆43Updated 4 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆14Updated 3 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- ☆20Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- ☆29Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆19Updated 4 years ago
- ☆54Updated 8 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆53Updated 5 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆47Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- ☆16Updated 2 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆87Updated 9 months ago
- ☆10Updated 3 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆14Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆62Updated 10 months ago
- ☆19Updated 3 years ago
- RTL generator for SpGEMM☆10Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year