Alternatives and similar repositories for ReGraph:

Users that are interested in ReGraph are comparing it to the libraries listed below

• jasonlin316 / GCN-Inference-Acceleration-HLS
  An end-to-end GCN inference accelerator written in HLS
  ☆19Updated 2 years ago
• GATECH-EIC / GCoD
  [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design
  ☆35Updated 2 years ago
• PKUZHOU / GNNear-PACT-2022
  GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing
  ☆13Updated 2 years ago
• tsinghua-ideal / spada-sim
  The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow
  ☆34Updated 2 years ago
• sharc-lab / DGNN-Booster
  ☆16Updated last year
• Systems-ShiftLab / MultiPIM
  MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator
  ☆53Updated 3 years ago
• UCLA-VAST / Serpens
  Serpens is an HBM FPGA accelerator for SpMV
  ☆17Updated 7 months ago
• sharc-lab / gnn-builder
  An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization
  ☆20Updated 4 months ago
• linghaosong / Serpens
  An HBM FPGA based SpMV Accelerator
  ☆13Updated 6 months ago
• Yinxiao-Feng / chiplet-network-sim
  ☆29Updated 3 months ago
• NeuraChip / neurachip
  NeuraChip Accelerator Simulator
  ☆11Updated 10 months ago
• cornell-zhang / GraphLily
  A graph linear algebra overlay
  ☆51Updated last year
• lsq314 / SpMM_TCAD
  ☆16Updated 6 months ago
• UCLA-VAST / hbmbench
  ☆23Updated 4 years ago
• stonne-simulator / sst-elements-with-stonne
  STONNE Simulator integrated into SST Simulator
  ☆17Updated 11 months ago
• SFU-HiAccel / uBench
  [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
  ☆30Updated 3 years ago
• lizardll / ScalaBFS
  A Scalable BFS Accelerator on FPGA-HBM Platform
  ☆14Updated 3 years ago
• kalhong / zsim-ramulator
  ☆13Updated 5 years ago
• Liu-Cheng / graph_accelerator
  Graph accelerator on FPGAs and ASICs
  ☆12Updated 6 years ago
• tactcomplabs / gc64-hmcsim
  Hybrid Memory Cube Simulation & Research Infrastructure
  ☆16Updated last year
• I-Doctor / gnn-acceleration-framework-with-FPGA
  including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…
  ☆12Updated last year
• CGCL-codes / ScalaBFS
  A Scalable BFS Accelerator on FPGA-HBM Platform
  ☆14Updated last year
• Accelergy-Project / micro22-sparseloop-artifact
  MICRO22 artifact evaluation for Sparseloop
  ☆43Updated 2 years ago
• maestro-project / magma
  ☆16Updated 2 years ago
• cornell-zhang / SPADE
  ☆11Updated 3 years ago
• GraphSAINT / GNN-ARCH
  [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)
  ☆41Updated 3 years ago
• ecolab-nus / lisa
  A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.
  ☆36Updated 2 years ago
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• UIUC-ChenLab / Nimblock
  ☆11Updated last year