Xtra-Computing / ReGraph
Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines
☆17Updated 2 years ago
Alternatives and similar repositories for ReGraph:
Users that are interested in ReGraph are comparing it to the libraries listed below
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆35Updated 2 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated 2 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 6 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- ☆13Updated 4 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆31Updated 2 years ago
- ☆20Updated last month
- STONNE Simulator integrated into SST Simulator☆17Updated 9 months ago
- ☆16Updated last year
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆52Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 5 months ago
- ☆23Updated 4 years ago
- NeuraChip Accelerator Simulator☆11Updated 9 months ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 3 years ago
- A graph linear algebra overlay☆50Updated last year
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆18Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 11 months ago
- ☆9Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆11Updated last year
- ☆25Updated 3 years ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆8Updated 2 weeks ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆17Updated 9 months ago
- ☆16Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 2 years ago