NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators
☆23Mar 20, 2025Updated last year
Alternatives and similar repositories for NeuroSpector
Users that are interested in NeuroSpector are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Nebula: Deep Neural Network Benchmarks in C++☆13Sep 2, 2026Updated 2 weeks ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆57Updated this week
- Kite: Architecture Simulator for RISC-V Instruction Set☆21Mar 22, 2026Updated 5 months ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 10 years ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆20Aug 6, 2026Updated last month
- Repo for PyChart 1.39, refs http://download.gna.org/pychart/☆10Sep 29, 2014Updated 11 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆513Aug 3, 2024Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆203Jun 15, 2026Updated 3 months ago
- ☆13Aug 1, 2024Updated 2 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆41May 1, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆92Apr 26, 2026Updated 4 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆86Aug 28, 2023Updated 3 years ago
- ☆14Mar 7, 2022Updated 4 years ago
- ☆10Feb 11, 2019Updated 7 years ago
- A 4x4 Weight Stationary Systolic Array Implementation☆15Oct 16, 2023Updated 2 years ago
- MAERI public release☆33Sep 8, 2021Updated 5 years ago
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- ☆46Mar 31, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LLM Agent for Hardware Description Language☆24Jun 7, 2025Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Jun 25, 2020Updated 6 years ago
- ☆45Jun 30, 2024Updated 2 years ago
- ☆26Jun 3, 2024Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆58Sep 10, 2026Updated last week
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆19Mar 6, 2021Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆33Feb 6, 2023Updated 3 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Aug 10, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆78Dec 29, 2025Updated 8 months ago
- Processing-In-Memory (PIM) Simulator☆253Dec 12, 2024Updated last year
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 5 years ago
- Next generation CGRA generator☆119Aug 26, 2026Updated 3 weeks ago
- ☆23Mar 28, 2023Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆41Oct 3, 2023Updated 2 years ago