yonseicasl / NeuroSpectorLinks
NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators
☆21Updated 10 months ago
Alternatives and similar repositories for NeuroSpector
Users that are interested in NeuroSpector are comparing it to the libraries listed below
Sorting:
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- ☆25Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Heterogenous ML accelerator☆20Updated 8 months ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 5 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆70Updated 3 weeks ago
- ☆32Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- ☆42Updated 9 months ago
- Processing in Memory Emulation☆22Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- ☆29Updated 4 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆26Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- ☆10Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Updated 8 years ago
- ☆42Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- gem5 repository to study chiplet-based systems☆85Updated 6 years ago
- ☆12Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆25Updated 7 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Updated last month
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago