Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)
☆25Oct 30, 2018Updated 7 years ago
Alternatives and similar repositories for Hi-DMM
Users that are interested in Hi-DMM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 4 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆104Jun 17, 2022Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆44Sep 3, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Sep 3, 2019Updated 6 years ago
- A Xilinx IP Core and App for line scanner image capture and store☆11Sep 5, 2017Updated 8 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- ☆21Nov 3, 2025Updated 6 months ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆41Mar 7, 2025Updated last year
- Cluster simulator with far memory☆12Apr 28, 2020Updated 6 years ago
- DASS HLS Compiler☆31Oct 4, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A disaggregated memory orchestration system that virtualizes cluster wide memory to scale data intensive, large memory workloads in virtu…☆13Apr 26, 2019Updated 7 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 5 years ago
- A MyHDL library of basic design components, e.g. memory, fifo, multiplexor, de-multiplexor, arbiter, etc.☆17Feb 20, 2020Updated 6 years ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆19Nov 26, 2020Updated 5 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆41Oct 3, 2023Updated 2 years ago
- Spectre variant 1 exploitation via PRIME+PROBE☆10May 22, 2019Updated 7 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Vitis HLS LLVM source code and examples☆409Sep 30, 2025Updated 7 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Cluster Far Mem, framework to execute single job and multi job experiments using fastswap☆21Jan 12, 2024Updated 2 years ago
- An open-source key-value SSD emulator built on top of FEMU. (ASPLOS '25)☆12Mar 31, 2025Updated last year
- ☆13Apr 15, 2025Updated last year
- Digital/Analog Circuit Design and Simulation System for Windows☆28Jan 7, 2019Updated 7 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆92Jul 7, 2021Updated 4 years ago
- This is an example in C++ that uses Creo Toolkit C API to create an L-shaped extrusion with a hole feature. A menu lets you change the pa…☆15Nov 5, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 11 years ago
- Mixed Integer Quadratic Programming for Python (using MINLP-solver Bonmin)☆14Mar 12, 2018Updated 8 years ago
- Official Implementation of PixelRNN: In-Pixel Recurrent Neural Networks for End-to-end--optimized Perception with Neural Sensors☆16Oct 27, 2024Updated last year
- hardware library for hwt (= ipcore repo)☆44May 13, 2026Updated 2 weeks ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 2 years ago
- a demo for x86/x64's paging memory management learning, convert a virtual address from ring3 to physical address in ring0☆18Aug 26, 2017Updated 8 years ago
- ☆10Jul 6, 2015Updated 10 years ago