zslwyuan / Hi-DMMView external linksLinks
Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)
☆25Oct 30, 2018Updated 7 years ago
Alternatives and similar repositories for Hi-DMM
Users that are interested in Hi-DMM are comparing it to the libraries listed below
Sorting:
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Sep 3, 2021Updated 4 years ago
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆105Jun 17, 2022Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- A Xilinx IP Core and App for line scanner image capture and store☆10Sep 5, 2017Updated 8 years ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- A disaggregated memory orchestration system that virtualizes cluster wide memory to scale data intensive, large memory workloads in virtu…☆13Apr 26, 2019Updated 6 years ago
- Cluster simulator with far memory☆12Apr 28, 2020Updated 5 years ago
- ☆15Nov 3, 2025Updated 3 months ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Mar 7, 2025Updated 11 months ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- A MyHDL library of basic design components, e.g. memory, fifo, multiplexor, de-multiplexor, arbiter, etc.☆17Feb 20, 2020Updated 5 years ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆18Nov 26, 2020Updated 5 years ago
- Web interface for job information☆14Jul 23, 2020Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Oct 3, 2023Updated 2 years ago
- ☆20Jan 31, 2026Updated 2 weeks ago
- a fast fixed size block allocator☆20Aug 29, 2015Updated 10 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆27Jan 21, 2026Updated 3 weeks ago
- CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.☆21Apr 25, 2018Updated 7 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆24May 23, 2024Updated last year
- KLayout technology files for FreePDK45☆23Jun 12, 2021Updated 4 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Cluster Far Mem, framework to execute single job and multi job experiments using fastswap☆21Jan 12, 2024Updated 2 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Jul 7, 2021Updated 4 years ago
- ☆22Nov 7, 2018Updated 7 years ago
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 4 months ago
- ☆24Nov 10, 2020Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Dec 17, 2025Updated last month
- Digital/Analog Circuit Design and Simulation System for Windows☆28Jan 7, 2019Updated 7 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Jun 24, 2022Updated 3 years ago
- Recipe for FPGA cooking☆311Sep 29, 2024Updated last year
- TCL scripts for FPGA (Xilinx)☆35Jul 5, 2022Updated 3 years ago