☆10Jan 15, 2023Updated 3 years ago
Alternatives and similar repositories for libmem
Users that are interested in libmem are comparing it to the libraries listed below
Sorting:
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- (elastic) cuckoo hashing☆16Jun 20, 2020Updated 5 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Sep 25, 2024Updated last year
- ☆21Dec 9, 2018Updated 7 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- Projects and Labs for the Parallel Programming for FPGAs book☆20Dec 3, 2025Updated 2 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- ☆20Jan 31, 2026Updated last month
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21May 27, 2020Updated 5 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- ☆25May 26, 2021Updated 4 years ago
- Recipe for FPGA cooking☆312Sep 29, 2024Updated last year
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Jul 21, 2018Updated 7 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 5 years ago
- Dynamic data structure for sparse graphs.☆31Apr 3, 2024Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆136Sep 11, 2021Updated 4 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- to study xilinx fpga using Zybo Z7-20 board☆14Mar 13, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- ☆36Apr 20, 2021Updated 4 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- PIN-tool to produce multi-threaded atomic memory traces☆37Oct 22, 2013Updated 12 years ago