ngiambla / libmemLinks
☆10Updated 2 years ago
Alternatives and similar repositories for libmem
Users that are interested in libmem are comparing it to the libraries listed below
Sorting:
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- SmartNIC☆14Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Networking Template Library for Vivado HLS☆28Updated 5 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- ☆35Updated 4 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- ☆12Updated 3 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A parallel and distributed simulator for thousand-core chips☆26Updated 7 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆19Updated 6 years ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- ☆24Updated 4 years ago
- ☆21Updated 6 years ago
- Netrace: a network packet trace reader☆13Updated 11 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 6 years ago
- ☆19Updated 4 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- ☆13Updated 3 years ago
- corundum work on vu13p☆19Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago