ngiambla / libmem
☆10Updated 2 years ago
Alternatives and similar repositories for libmem:
Users that are interested in libmem are comparing it to the libraries listed below
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- SmartNIC☆14Updated 6 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- ☆12Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated this week
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 4 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- P4 compatible HLS modules☆11Updated 6 years ago
- ☆19Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- corundum work on vu13p☆18Updated last year
- ☆29Updated 5 years ago
- ☆35Updated 4 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- ☆12Updated 8 months ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆22Updated 3 years ago
- ☆12Updated 2 years ago