ngiambla / libmemLinks
☆10Updated 2 years ago
Alternatives and similar repositories for libmem
Users that are interested in libmem are comparing it to the libraries listed below
Sorting:
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- Networking Template Library for Vivado HLS☆28Updated 5 years ago
- ☆35Updated 4 years ago
- SmartNIC☆14Updated 6 years ago
- Tutorial Material from the SST Team☆22Updated last month
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆19Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 2 months ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- ☆36Updated 4 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- ☆12Updated 3 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 11 months ago
- ☆24Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- corundum work on vu13p☆19Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last month
- ☆19Updated 4 years ago
- ☆13Updated 3 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆16Updated 3 years ago
- ☆28Updated 7 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- Swan Benchmark Suite☆12Updated last year