ngiambla / libmemLinks
☆10Updated 3 years ago
Alternatives and similar repositories for libmem
Users that are interested in libmem are comparing it to the libraries listed below
Sorting:
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- ☆14Updated 3 years ago
- SmartNIC☆14Updated 7 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 7 years ago
- ☆36Updated 5 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 4 months ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 6 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Updated 7 years ago
- ☆36Updated 4 years ago
- Networking Template Library for Vivado HLS☆28Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated 4 months ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 11 months ago
- corundum work on vu13p☆23Updated 2 years ago
- ☆22Updated 11 months ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Updated 2 years ago
- A simulator integrates ChampSim and Ramulator.☆19Updated 5 months ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆19Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- ☆12Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 3 years ago