ngiambla / libmemLinks
☆10Updated 2 years ago
Alternatives and similar repositories for libmem
Users that are interested in libmem are comparing it to the libraries listed below
Sorting:
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- ☆35Updated 4 years ago
- Networking Template Library for Vivado HLS☆29Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- ☆13Updated 3 years ago
- SmartNIC☆14Updated 7 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆20Updated 7 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 7 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- corundum work on vu13p☆22Updated 2 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 3 months ago
- ☆20Updated 4 years ago
- ☆14Updated 7 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆28Updated 2 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 6 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 6 years ago
- Tutorial Material from the SST Team☆25Updated 5 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- ☆36Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago