Alternatives and similar repositories for OpenRCX

Users that are interested in OpenRCX are comparing it to the libraries listed below

• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆32Updated 4 months ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆34Updated this week
• MatBucher / ekv3model
  ☆19Updated last year
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆82Updated 5 months ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆51Updated 7 months ago
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆24Updated 2 years ago
• idea-fasoc / fasoc
  ☆55Updated last year
• efabless / mpw_precheck
  ☆43Updated 6 months ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆79Updated last month
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆41Updated 2 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆63Updated 2 months ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆40Updated 2 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• google / bigspicy
  ☆41Updated 2 years ago
• fsitok / gds3xtrude
  Simple 3D layout viewer for KLayout (Salt package)
  ☆20Updated 6 years ago
• laurentc2 / FreePDK45_for_KLayout
  KLayout technology files for FreePDK45
  ☆22Updated 4 years ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆37Updated last month
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆122Updated last week
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆37Updated last year
• iic-jku / klayout-pex
  Parasitic Extraction for KLayout
  ☆27Updated 2 weeks ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆124Updated 2 years ago
• efabless / caravel_user_project_analog
  ☆49Updated 7 months ago
• The-OpenROAD-Project / TritonSizer
  UCSD Sizer for leakage/dynamic power recovery, timing recovery
  ☆18Updated 6 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• jonpry / Pill
  Skill language interpreter
  ☆68Updated 5 years ago
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆71Updated 5 months ago
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆48Updated last week
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• ChrisZonghaoLi / gm_id_gf180mcu
  This repo contains introduction of gm/id method and its application to some OTA design examples.
  ☆18Updated last year