The-OpenROAD-Project / OpenRCXLinks
☆22Updated 4 years ago
Alternatives and similar repositories for OpenRCX
Users that are interested in OpenRCX are comparing it to the libraries listed below
Sorting:
- Interchange formats for chip design.☆31Updated 3 months ago
- skywater 130nm pdk☆32Updated this week
- Hardware Description Library☆82Updated 4 months ago
- BAG framework☆41Updated last year
- ☆19Updated last year
- Open Analog Design Environment☆24Updated 2 years ago
- Verilog-A simulation models☆78Updated 3 weeks ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆123Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆39Updated 2 years ago
- LAYout with Gridded Objects v2☆62Updated 2 months ago
- ☆45Updated last year
- BAG2 workspace for fake PDK (cds_ff_mpt)☆58Updated 5 years ago
- ☆42Updated 6 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- ☆25Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated last month
- ☆41Updated 2 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Circuit Automatic Characterization Engine☆50Updated 6 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Converts GDSII files to STL files.☆37Updated last year
- KLayout technology files for Skywater SKY130☆41Updated 2 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- ☆55Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆121Updated last week
- Circuit release of the MAGICAL project☆36Updated 5 years ago
- LAYout with Gridded Objects☆29Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Reinforcement learning assisted analog layout design flow.☆25Updated last year