Alternatives and similar repositories for OpenRCX

Users that are interested in OpenRCX are comparing it to the libraries listed below

• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated this week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated last week
• dwarning / VA-Models
  Verilog-A simulation models
  ☆91Updated 3 months ago
• google / bigspicy
  ☆40Updated 2 years ago
• MatBucher / ekv3model
  ☆19Updated last year
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆41Updated this week
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆59Updated 5 years ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆45Updated 2 weeks ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆52Updated last year
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆25Updated 2 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆68Updated 7 months ago
• laurentc2 / FreePDK45_for_KLayout
  KLayout technology files for FreePDK45
  ☆23Updated 4 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆129Updated 2 years ago
• ABKGroup / PROBE3.0
  ☆50Updated last year
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆55Updated 8 years ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆56Updated 2 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆128Updated this week
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆39Updated 5 years ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆39Updated 3 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 3 years ago
• iic-jku / klayout-pex
  Parasitic Extraction for KLayout
  ☆39Updated this week
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆70Updated this week
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆41Updated 3 years ago
• fsitok / gds3xtrude
  Simple 3D layout viewer for KLayout (Salt package)
  ☆20Updated 6 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆40Updated 6 years ago
• jonpry / Pill
  Skill language interpreter
  ☆73Updated 5 years ago
• efabless / foss-asic-tools
  FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…
  ☆106Updated last year
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆24Updated 5 years ago
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆30Updated last year