The-OpenROAD-Project / OpenRCX
☆22Updated 4 years ago
Alternatives and similar repositories for OpenRCX:
Users that are interested in OpenRCX are comparing it to the libraries listed below
- BAG framework☆40Updated 9 months ago
- Interchange formats for chip design.☆29Updated last month
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 9 months ago
- ☆18Updated last year
- KLayout technology files for Skywater SKY130☆39Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆53Updated this week
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Tapeouts done using OpenFASOC☆11Updated last year
- ☆41Updated 2 years ago
- ☆20Updated 3 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆118Updated 2 years ago
- ☆23Updated 4 years ago
- ☆43Updated last year
- Automatic generation of real number models from analog circuits☆39Updated last year
- The Tool extracts interconnect parastics from DEF anf LEF into SPEF☆9Updated 5 years ago
- BAG framework☆29Updated 4 months ago
- ☆45Updated 3 months ago
- KLayout technology files for FreePDK45☆22Updated 3 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- ☆16Updated 9 months ago
- GDSII manipulation libaray☆16Updated last year
- ☆54Updated last year
- Circuit Automatic Characterization Engine☆46Updated 3 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆27Updated this week
- Verilog-A simulation models☆71Updated 3 months ago
- ☆24Updated 2 years ago
- A tiny Python package to parse spice raw data files.☆52Updated 2 years ago