☆24Dec 16, 2020Updated 5 years ago
Alternatives and similar repositories for OpenRCX
Users that are interested in OpenRCX are comparing it to the libraries listed below
Sorting:
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- ☆16Jul 16, 2020Updated 5 years ago
- Logic synthesis and ABC based optimization☆52Feb 6, 2026Updated 3 weeks ago
- ASM-HEMT is industry standard compact model for GaN RF and power devices. This repository is the source of the open source version of the…☆15Mar 28, 2021Updated 4 years ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- ☆39Apr 10, 2023Updated 2 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- Annealing-based PCB placement tool☆40May 26, 2020Updated 5 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Project Trellis database☆14Sep 15, 2025Updated 5 months ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- gdsfactory with a klayout backend☆59Updated this week
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- This library is a low level parser for the OpenAccess file format.☆15Jun 24, 2017Updated 8 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- Python interface for Cadence Spectre☆22Feb 17, 2026Updated last week
- VLSI placement and routing tool☆15Dec 20, 2025Updated 2 months ago
- Parasitic Extraction for KLayout☆39Feb 20, 2026Updated last week
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Aug 10, 2020Updated 5 years ago
- Interchange formats for chip design.☆36Feb 15, 2026Updated 2 weeks ago
- ☆35Jul 23, 2020Updated 5 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Updated this week
- A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.☆17Sep 23, 2020Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- ☆18Jun 17, 2020Updated 5 years ago
- A fake "technology" to play with☆19Feb 11, 2022Updated 4 years ago
- skywater 130nm pdk☆43Feb 21, 2026Updated last week
- Power grid analysis☆20Aug 5, 2020Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆28Oct 22, 2023Updated 2 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- RISC-V port of LLVM Linker☆24Aug 3, 2018Updated 7 years ago