The-OpenROAD-Project / OpenRCXLinks
☆22Updated 4 years ago
Alternatives and similar repositories for OpenRCX
Users that are interested in OpenRCX are comparing it to the libraries listed below
Sorting:
- BAG framework☆40Updated 10 months ago
- Interchange formats for chip design.☆31Updated 3 weeks ago
- ☆41Updated 2 years ago
- BAG framework☆29Updated 5 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 10 months ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- Automatic generation of real number models from analog circuits☆40Updated last year
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆18Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆54Updated this week
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆24Updated 4 years ago
- ☆20Updated 3 years ago
- Tapeouts done using OpenFASOC☆11Updated last year
- Circuit Automatic Characterization Engine☆49Updated 3 months ago
- Open Analog Design Environment☆24Updated 2 years ago
- skywater 130nm pdk☆28Updated 2 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- ☆31Updated 2 years ago
- Hardware Description Library☆78Updated last month
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Power grid analysis☆19Updated 4 years ago
- ☆44Updated last year
- Verilog-A simulation models☆72Updated this week
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆118Updated 2 years ago
- ☆54Updated last year
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 5 years ago
- The Tool extracts interconnect parastics from DEF anf LEF into SPEF☆9Updated 6 years ago