The-OpenROAD-Project / OpenRCXLinks
☆22Updated 4 years ago
Alternatives and similar repositories for OpenRCX
Users that are interested in OpenRCX are comparing it to the libraries listed below
Sorting:
- Verilog-A simulation models☆89Updated last month
- ☆19Updated last year
- Hardware Description Library☆88Updated 8 months ago
- BAG framework☆41Updated last year
- Interchange formats for chip design.☆36Updated 6 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆126Updated 2 years ago
- LAYout with Gridded Objects v2☆66Updated 5 months ago
- ☆26Updated 4 years ago
- ☆49Updated last year
- KLayout technology files for FreePDK45☆23Updated 4 years ago
- skywater 130nm pdk☆37Updated last week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆126Updated last week
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- Circuit Automatic Characterization Engine☆51Updated 10 months ago
- ☆40Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆41Updated 4 months ago
- BAG framework☆30Updated 11 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆63Updated this week
- Open Analog Design Environment☆25Updated 2 years ago
- ☆43Updated 9 months ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆54Updated 2 years ago
- Parasitic Extraction for KLayout☆33Updated this week
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- ☆56Updated 2 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Updated 5 years ago
- Python script to convert image files to GDSII files☆67Updated 9 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 3 months ago