The-OpenROAD-Project / TritonMacroPlaceLinks
Macro placement tool for OpenROAD flow
☆25Updated 5 years ago
Alternatives and similar repositories for TritonMacroPlace
Users that are interested in TritonMacroPlace are comparing it to the libraries listed below
Sorting:
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Open Source Detailed Placement engine☆12Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- UCSD Detailed Router☆96Updated 5 years ago
- Power grid analysis☆20Updated 5 years ago
- ☆33Updated 3 years ago
- DATC Robust Design Flow.☆36Updated 6 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Database and Tool Framework for EDA☆123Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Updated 6 years ago
- ☆15Updated 6 years ago
- Global Router Built for ICCAD Contest 2019☆34Updated 5 years ago
- OpenDesign Flow Database☆17Updated 7 years ago
- Builds, flow and designs for the alpha release☆54Updated 6 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Updated 6 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 7 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- Delay Calculation ToolKit☆32Updated 3 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- IDEA project source files☆111Updated 3 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Updated 3 years ago
- Intel's Analog Detailed Router☆40Updated 6 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63Updated last year