The-OpenROAD-Project / TritonMacroPlace
Macro placement tool for OpenROAD flow
☆21Updated 4 years ago
Related projects: ⓘ
- Open Source Detailed Placement engine☆11Updated 4 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆29Updated 4 years ago
- OpenDesign Flow Database☆15Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆38Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆16Updated 5 years ago
- Power grid analysis☆17Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆50Updated 4 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Updated 3 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆50Updated 2 years ago
- EDA physical synthesis optimization kit☆49Updated 10 months ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆53Updated 3 months ago
- IDEA project source files☆93Updated 2 weeks ago
- ☆20Updated 2 years ago
- An analytical VLSI placer☆25Updated 2 years ago
- ☆19Updated 2 years ago
- Annealing-based PCB placement tool☆31Updated 4 years ago
- Open Source Detailed Placement engine☆32Updated 4 years ago
- UCSD Detailed Router☆79Updated 3 years ago
- DATC RDF☆48Updated 4 years ago
- Database and Tool Framework for EDA☆101Updated 3 years ago
- Delay Calculation ToolKit☆26Updated 2 years ago
- ☆17Updated 3 years ago
- VLSI EDA Global Router☆64Updated 6 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Updated 5 years ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- ILP SAT Detailed Router☆11Updated 4 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆44Updated 2 months ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆10Updated 10 years ago