The-OpenROAD-Project / SA-PCBLinks
Annealing-based PCB placement tool
☆40Updated 5 years ago
Alternatives and similar repositories for SA-PCB
Users that are interested in SA-PCB are comparing it to the libraries listed below
Sorting:
- ☆35Updated 5 years ago
- ☆18Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Updated 5 years ago
- UCSD Detailed Router☆94Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 6 years ago
- Global Router Built for ICCAD Contest 2019☆34Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆141Updated 2 years ago
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- ☆32Updated 3 years ago
- VLSI EDA Global Router☆79Updated 8 years ago
- Database and Tool Framework for EDA☆123Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- Intel's Analog Detailed Router☆40Updated 6 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190Updated 8 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Qrouter detail router for digital ASIC designs☆57Updated 2 months ago
- An open multiple patterning framework☆82Updated last year
- Power grid analysis☆20Updated 5 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- IDEA project source files☆111Updated 3 months ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- Macro placement tool for OpenROAD flow☆24Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Updated 3 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 5 years ago
- ☆32Updated 4 years ago
- ☆24Updated 5 years ago