The-OpenROAD-Project / SA-PCBLinks
Annealing-based PCB placement tool
☆39Updated 5 years ago
Alternatives and similar repositories for SA-PCB
Users that are interested in SA-PCB are comparing it to the libraries listed below
Sorting:
- UCSD Detailed Router☆93Updated 4 years ago
- ☆17Updated 5 years ago
- ☆33Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- VLSI EDA Global Router☆76Updated 7 years ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- An open multiple patterning framework☆80Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆138Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- ☆31Updated 3 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆65Updated 3 years ago
- DATC RDF☆50Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- ☆76Updated 5 months ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- EDA physical synthesis optimization kit☆62Updated 2 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆186Updated 6 months ago
- ☆31Updated 3 years ago
- Macro placement tool for OpenROAD flow☆23Updated 5 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆72Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Power grid analysis☆19Updated 5 years ago
- ☆26Updated 4 years ago