The-OpenROAD-Project / SA-PCBLinks
Annealing-based PCB placement tool
☆39Updated 5 years ago
Alternatives and similar repositories for SA-PCB
Users that are interested in SA-PCB are comparing it to the libraries listed below
Sorting:
- ☆16Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- ☆32Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- UCSD Detailed Router☆90Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- An open multiple patterning framework☆78Updated last year
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Power grid analysis☆19Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Database and Tool Framework for EDA☆118Updated 4 years ago
- IDEA project source files☆107Updated 8 months ago
- ☆74Updated last month
- ☆29Updated 2 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- ☆105Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- EDA physical synthesis optimization kit☆60Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆174Updated 2 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated last year
- An analytical VLSI placer☆28Updated 3 years ago