The-OpenROAD-Project / SA-PCBLinks
Annealing-based PCB placement tool
☆39Updated 5 years ago
Alternatives and similar repositories for SA-PCB
Users that are interested in SA-PCB are comparing it to the libraries listed below
Sorting:
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- ☆31Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- UCSD Detailed Router☆89Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Power grid analysis☆19Updated 4 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- An open multiple patterning framework☆78Updated last year
- Intel's Analog Detailed Router☆39Updated 5 years ago
- ☆16Updated 5 years ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- ☆22Updated 4 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆62Updated 3 years ago
- DATC RDF☆51Updated 4 years ago
- ☆25Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 2 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- OpenDesign Flow Database☆16Updated 6 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆119Updated 2 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- EDA physical synthesis optimization kit☆59Updated last year
- Database and Tool Framework for EDA☆115Updated 4 years ago
- ☆31Updated 3 years ago
- IDEA project source files☆107Updated 8 months ago