The-OpenROAD-Project / SA-PCB
Annealing-based PCB placement tool
☆37Updated 4 years ago
Alternatives and similar repositories for SA-PCB:
Users that are interested in SA-PCB are comparing it to the libraries listed below
- ☆29Updated 4 years ago
- ☆15Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- UCSD Detailed Router☆85Updated 4 years ago
- Power grid analysis☆19Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- VLSI EDA Global Router☆72Updated 7 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆22Updated 4 years ago
- A parallel global router using the Galois framework☆27Updated last year
- Open Source Detailed Placement engine☆38Updated 5 years ago
- ☆25Updated 2 years ago
- An open multiple patterning framework☆75Updated 11 months ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 9 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆157Updated 3 months ago
- ☆67Updated last week
- Qrouter detail router for digital ASIC designs☆57Updated 2 weeks ago
- Database and Tool Framework for EDA☆112Updated 4 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- ☆43Updated last year
- A Design Rule Checker with GPU Acceleration☆48Updated last year