Annealing-based PCB placement tool
☆40May 26, 2020Updated 5 years ago
Alternatives and similar repositories for SA-PCB
Users that are interested in SA-PCB are comparing it to the libraries listed below
Sorting:
- ☆18Jun 17, 2020Updated 5 years ago
- ☆35Jul 23, 2020Updated 5 years ago
- ☆14Oct 25, 2023Updated 2 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- ☆16Jul 16, 2020Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Aug 10, 2020Updated 5 years ago
- RL_PCB is a novel learning-based method for optimising the placement of circuit components on a Printed Circuit Board (PCB).☆51Jun 18, 2024Updated last year
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- Power grid analysis☆20Aug 5, 2020Updated 5 years ago
- ☆23Aug 11, 2020Updated 5 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆28Dec 16, 2020Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- ☆24Dec 16, 2020Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Apr 22, 2022Updated 3 years ago
- C++14 PCB autorouter☆81Feb 16, 2024Updated 2 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 7 months ago
- ☆33Aug 23, 2022Updated 3 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- ☆11Jul 1, 2025Updated 7 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Implementation of several grid routers in Rust☆13Oct 21, 2025Updated 4 months ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Python PCB autorouter☆24Jul 16, 2015Updated 10 years ago