UCSD Sizer for leakage/dynamic power recovery, timing recovery
☆18Mar 5, 2019Updated 7 years ago
Alternatives and similar repositories for TritonSizer
Users that are interested in TritonSizer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 5 years ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated 2 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆21Aug 20, 2019Updated 6 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 5 years ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated 2 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆62Aug 10, 2020Updated 5 years ago
- ☆18Oct 26, 2025Updated 8 months ago
- RePlAce global placement tool☆255Aug 13, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Database and Tool Framework for EDA☆127Jan 25, 2021Updated 5 years ago
- Open Source Detailed Placement engine☆41Nov 27, 2019Updated 6 years ago
- Parasitic Extraction for KLayout☆45Jul 1, 2026Updated 3 weeks ago
- Annealing-based PCB placement tool☆44May 26, 2020Updated 6 years ago
- UCSD Detailed Router☆98Jan 5, 2021Updated 5 years ago
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 7 years ago
- The source code that empowers OpenROAD Cloud☆14Jun 29, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Qrouter detail router for digital ASIC designs☆58Nov 13, 2025Updated 8 months ago
- ☆21Updated this week
- An open multiple patterning framework☆85May 17, 2024Updated 2 years ago
- ☆21Oct 28, 2024Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆26Feb 24, 2026Updated 4 months ago
- ☆36Aug 23, 2022Updated 3 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆58Aug 28, 2023Updated 2 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆42Jun 22, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MESD MOSFET Electrical Simulation Dataset☆15Dec 26, 2025Updated 6 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆707Dec 26, 2025Updated 6 months ago
- OpenSTA engine☆594Updated this week
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆38Jul 6, 2023Updated 3 years ago
- ☆113Feb 2, 2021Updated 5 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆31Dec 16, 2020Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago