The-OpenROAD-Project / TritonSizerLinks
UCSD Sizer for leakage/dynamic power recovery, timing recovery
☆18Updated 6 years ago
Alternatives and similar repositories for TritonSizer
Users that are interested in TritonSizer are comparing it to the libraries listed below
Sorting:
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Macro placement tool for OpenROAD flow☆23Updated 5 years ago
- Open Source Detailed Placement engine☆12Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- ☆31Updated 3 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Qrouter detail router for digital ASIC designs☆57Updated 6 months ago
- ☆22Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- ☆15Updated 6 years ago
- BAG framework☆41Updated last year
- ASTRAN - Automatic Synthesis of Transistor Networks☆65Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆37Updated 3 months ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- ☆33Updated 5 years ago
- Power grid analysis☆19Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 3 months ago
- ☆44Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆123Updated last week
- Annealing-based PCB placement tool☆39Updated 5 years ago
- Interchange formats for chip design.☆33Updated 5 months ago
- ☆17Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆43Updated last year
- UCSD Detailed Router☆91Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago