The-OpenROAD-Project / TritonSizerLinks
UCSD Sizer for leakage/dynamic power recovery, timing recovery
☆18Updated 6 years ago
Alternatives and similar repositories for TritonSizer
Users that are interested in TritonSizer are comparing it to the libraries listed below
Sorting:
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- Power grid analysis☆19Updated 4 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- BAG framework☆40Updated 11 months ago
- ☆22Updated 4 years ago
- ☆25Updated 2 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- ☆33Updated 5 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆33Updated last year
- ☆15Updated 5 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- ☆44Updated 5 years ago
- An automatic clock gating utility☆49Updated 2 months ago
- Annealing-based PCB placement tool☆38Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆61Updated 3 years ago
- EDA physical synthesis optimization kit☆58Updated last year
- ☆16Updated 5 years ago
- ☆20Updated 3 years ago
- ☆24Updated 4 years ago
- OpenDesign Flow Database☆16Updated 6 years ago