The-OpenROAD-Project / PcbRouter
☆29Updated 4 years ago
Alternatives and similar repositories for PcbRouter:
Users that are interested in PcbRouter are comparing it to the libraries listed below
- Annealing-based PCB placement tool☆37Updated 4 years ago
- Power grid analysis☆19Updated 4 years ago
- ☆15Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- UCSD Detailed Router☆85Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- VLSI EDA Global Router☆72Updated 7 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- ☆22Updated 4 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- A parallel global router using the Galois framework☆27Updated last year
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆25Updated 4 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 9 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- ☆13Updated 4 years ago
- ☆25Updated 2 years ago
- DATC RDF☆49Updated 4 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆9Updated 8 years ago
- VLSI placement and routing tool☆14Updated last year
- An analytical VLSI placer☆28Updated 3 years ago
- A LEF/DEF Utility.☆28Updated 5 years ago
- ☆23Updated 4 years ago
- Gate-level timing estimation toolkit☆22Updated 3 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago