The-OpenROAD-Project / PcbRouterLinks
☆31Updated 4 years ago
Alternatives and similar repositories for PcbRouter
Users that are interested in PcbRouter are comparing it to the libraries listed below
Sorting:
- ☆16Updated 5 years ago
- Power grid analysis☆19Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Annealing-based PCB placement tool☆38Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- ☆15Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- UCSD Detailed Router☆88Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- DATC RDF☆50Updated 4 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆52Updated 11 months ago
- ☆22Updated 4 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- ☆31Updated 3 years ago
- ☆24Updated 4 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- A LEF/DEF Utility.☆31Updated 5 years ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆26Updated 4 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆29Updated last year
- A parallel global router using the Galois framework☆29Updated last year
- ☆22Updated 4 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- Gate-level timing estimation toolkit☆23Updated 3 years ago
- ☆25Updated 2 years ago