sanggido / OpenDPLinks
Open Source Detailed Placement engine
☆39Updated 5 years ago
Alternatives and similar repositories for OpenDP
Users that are interested in OpenDP are comparing it to the libraries listed below
Sorting:
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- DATC Robust Design Flow.☆36Updated 5 years ago
- VLSI EDA Global Router☆76Updated 7 years ago
- EDA physical synthesis optimization kit☆62Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- UCSD Detailed Router☆93Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆186Updated 6 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- IDEA project source files☆109Updated last month
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆57Updated 3 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Bounded-Skew DME v1.3☆15Updated 7 years ago
- ☆33Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- ☆31Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆138Updated 2 years ago
- Artificial Netlist Generator☆44Updated last year
- ☆26Updated 4 years ago
- ☆49Updated last year
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- ☆13Updated last year
- ☆76Updated 5 months ago
- GPU-based logic synthesis tool☆93Updated this week