sanggido / OpenDPLinks
Open Source Detailed Placement engine
☆38Updated 5 years ago
Alternatives and similar repositories for OpenDP
Users that are interested in OpenDP are comparing it to the libraries listed below
Sorting:
- DATC Robust Design Flow.☆36Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated last year
- VLSI EDA Global Router☆75Updated 7 years ago
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- UCSD Detailed Router☆90Updated 4 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- EDA physical synthesis optimization kit☆60Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- IDEA project source files☆107Updated 8 months ago
- A LEF/DEF Utility.☆31Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆174Updated 2 months ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- Bounded-Skew DME v1.3☆14Updated 7 years ago
- ☆33Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆74Updated last month
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆54Updated 6 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Delay Calculation ToolKit☆32Updated 3 years ago
- ☆25Updated 4 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- ☆45Updated last year