sanggido / OpenDP
Open Source Detailed Placement engine
☆34Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for OpenDP
- DATC Robust Design Flow.☆37Updated 4 years ago
- VLSI EDA Global Router☆69Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- DATC RDF☆48Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- UCSD Detailed Router☆80Updated 3 years ago
- An analytical VLSI placer☆26Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 4 months ago
- IDEA project source files☆98Updated 2 weeks ago
- Steiner Shallow-Light Tree for VLSI Routing☆46Updated 4 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 5 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆39Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- ☆25Updated last year
- Intel's Analog Detailed Router☆37Updated 5 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated last year
- ☆17Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆52Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆33Updated last week
- ☆36Updated 7 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆123Updated last year
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 4 years ago
- ☆99Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year