sanggido / OpenDP
Open Source Detailed Placement engine
☆38Updated 5 years ago
Alternatives and similar repositories for OpenDP:
Users that are interested in OpenDP are comparing it to the libraries listed below
- VLSI EDA Global Router☆72Updated 7 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- DATC RDF☆50Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- UCSD Detailed Router☆85Updated 4 years ago
- EDA physical synthesis optimization kit☆53Updated last year
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 9 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆133Updated 2 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- ☆43Updated last year
- A LEF/DEF Utility.☆28Updated 5 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- ☆18Updated last year
- Intel's Analog Detailed Router☆38Updated 5 years ago
- ☆31Updated 3 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- A parallel global router using the Galois framework☆27Updated last year
- IDEA project source files☆106Updated 5 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- ☆24Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆40Updated 6 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆45Updated 3 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆27Updated 3 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- ☆23Updated 4 years ago