sanggido / OpenDPLinks
Open Source Detailed Placement engine
☆39Updated 5 years ago
Alternatives and similar repositories for OpenDP
Users that are interested in OpenDP are comparing it to the libraries listed below
Sorting:
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- VLSI EDA Global Router☆75Updated 7 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- EDA physical synthesis optimization kit☆62Updated last year
- UCSD Detailed Router☆91Updated 4 years ago
- DATC RDF☆50Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- IDEA project source files☆109Updated last month
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 8 months ago
- Circuit release of the MAGICAL project☆38Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆179Updated 4 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Bounded-Skew DME v1.3☆14Updated 7 years ago
- ☆77Updated 3 months ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- Artificial Netlist Generator☆43Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 8 months ago
- ☆47Updated last year