Open Source Detailed Placement engine
☆40Nov 27, 2019Updated 6 years ago
Alternatives and similar repositories for OpenDP
Users that are interested in OpenDP are comparing it to the libraries listed below
Sorting:
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- ☆19Oct 28, 2024Updated last year
- ☆16Jan 17, 2023Updated 3 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Aug 10, 2020Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- VLSI placement and routing tool☆15Dec 20, 2025Updated 2 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- ☆21May 25, 2023Updated 2 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- ☆339Jan 13, 2026Updated last month
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- ☆18Dec 15, 2022Updated 3 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- ☆56Sep 30, 2023Updated 2 years ago